

NANO EXPRESS

Open Access



# Multi-Layer SnSe Nanoflake Field-Effect Transistors with Low-Resistance Au Ohmic Contacts

Sang-Hyeok Cho<sup>1</sup>, Kwanghee Cho<sup>1</sup>, No-Won Park<sup>1</sup>, Soonyong Park<sup>1</sup>, Jung-Hyuk Koh<sup>2</sup> and Sang-Kwon Lee<sup>1\*</sup>

## Abstract

We report p-type tin monoselenide (SnSe) single crystals, grown in double-sealed quartz ampoules using a modified Bridgman technique at 920 °C. X-ray powder diffraction (XRD) and energy dispersive X-ray spectroscopy (EDX) measurements clearly confirm that the grown SnSe consists of single-crystal SnSe. Electrical transport of multi-layer SnSe nanoflakes, which were prepared by exfoliation from bulk single crystals, was conducted using back-gated field-effect transistor (FET) structures with Au and Ti contacts on SiO<sub>2</sub>/Si substrates, revealing that multi-layer SnSe nanoflakes exhibit p-type semiconductor characteristics owing to the Sn vacancies on the surfaces of SnSe nanoflakes. In addition, a strong carrier screening effect was observed in 70–90-nm-thick SnSe nanoflake FETs. Furthermore, the effect of the metal contacts to multi-layer SnSe nanoflake-based FETs is also discussed with two different metals, such as Ti/Au and Au contacts.

**Keywords:** Tin chalcogenides, Tin monoselenide (SnSe), Carrier screening effect, Field-effect transistors, 2-D materials, Metal work function

## Background

Transient metal chalcogenides offer a range of optical bandgaps, which make these materials suitable for use in various optical and optoelectronic applications [1]. Thin films of these materials, including PbTe, PbSe, and Bi<sub>2</sub>Se<sub>3</sub> [2], have attracted considerable attention owing to their prospective usage in infrared optoelectronics devices, radiation detectors, solar cells, memory devices, and holographic recording devices [3–8]. Tin mono and diselenides (SnSe and SnSe<sub>2</sub>) have been in the limelight of research, owing to their high absorption coefficients, which is advantageous for optoelectronic applications. In addition, these materials are promising for use in thermoelectric applications [9–24]. Tin monoselenide (SnSe) is a p-type semiconductor with a bandgap for indirect allowed transitions close to ~0.9 eV and that for direct allowed transitions close to ~1.2 eV, whereas tin diselenide (SnSe<sub>2</sub>) is an n-type semiconductor [6]. The crystal structure of SnSe is orthorhombic, and its unit

cell parameters are  $a = 11.496 \text{ \AA}$ ,  $b = 4.151 \text{ \AA}$ , and  $c = 4.444 \text{ \AA}$ ; this orthorhombic structure transforms into a tetragonal structure at high temperature that is nevertheless lower than the melting point of SnSe<sub>2</sub> [25].

Recently, Sn-based binary chalcogenide and dichalcogenide electrical devices, including field-effect transistors (FETs) with a large-area common back gate, have been extensively investigated. In particular, much progress has been made in characterizing Sn dichalcogenide-based FETs [26, 27]. In 2016, Pei et al. reported a few-layer SnSe<sub>2</sub> FET, demonstrating a high on/off ratio of  $\sim 10^4$  with a top capping layer of a polymer electrolyte [27]. Guo et al. also reported a high-mobility few-layer SnSe<sub>2</sub> FET with a thickness of  $\sim 8.6 \text{ nm}$  [28]. From previous works, it was confirmed that thin and low-carrier concentration SnSe films yield high mobility and current on/off ratio of SnSe<sub>2</sub> FETs. Despite these efforts in utilizing SnSe<sub>2</sub>, however, electrical characterization of SnSe FETs, prepared by exfoliation from single crystals, has not been reported. A detailed characterization of electrical transport in few- and multi-layer SnSe<sub>2</sub> flakes has to be performed for assessing the electrical transport properties of tin chalcogenides, such as SnSe nanoflakes,

\* Correspondence: sangkwonlee@cau.ac.kr

<sup>1</sup>Department of Physics, Chung-Ang University, Seoul 06974, Republic of Korea

Full list of author information is available at the end of the article

because single SnSe crystals are expected to exhibit a high carrier mobility of  $\sim 7835 \text{ cm}^2/\text{Vs}$  [29].

In this work, we characterized single crystalline SnSe grown by using a modified Bridgman method. Electrical transport in multi-layer SnSe nanoflake FETs prepared by exfoliation from bulk single crystals was characterized for the first time using back-gated FET structures on  $\text{SiO}_2/\text{Si}$  substrates. Furthermore, the effect of metal contacts on multi-layer SnSe nanoflake-based FETs was also studied for two different types of contacts (Ti/Au and Au) because the contact metal's work function determines the conduction of hole carriers through the Schottky barrier at the metal-SnSe nanoflake interface.


### Methods


SnSe has a layered orthorhombic crystal structure at room temperature [24]. Figure 1a–c shows the perspective views of the SnSe crystal structure along the *a*, *b*, and *c* axial directions. As shown in Fig. 1c, SnSe slabs with two-atom layer are grooved, whereas easy cleavage in the crystals occurs along the (100) plane (Fig. 1b). Single SnSe crystals were grown by using the modified Bridgman method, as described previously [24, 30]. Stoichiometric amounts of Sn (99.999% shot, Alfa Aesar) and Se (99.999% powder, Alfa Aesar) were first melted to an ingot ( $\sim 20 \text{ g}$ ) in a double-sealed quartz ampoule. The raw materials were slowly heated to  $500 \text{ }^\circ\text{C}$  and dwelled for 10 h, then held at  $920 \text{ }^\circ\text{C}$  for additional 10 h before shutting off the furnace. The obtained ingot was ground into powder and filled in a cone-shaped quartz tube, evacuated, and flame-sealed. This charged cone-shaped quartz tube was placed into a larger quartz tube.

The outer tube was filled with gaseous Ar for preventing explosion and oxidation, and then flame-sealed. The charged quartz ampoule was placed at the position at which the temperature gradient was the largest in the vertical tube furnace. The vertical tube furnace was slowly heated to  $970 \text{ }^\circ\text{C}$  for 20 h, held for 10 h, and then cooled down to  $830 \text{ }^\circ\text{C}$  at the rate of  $0.5 \text{ }^\circ\text{C}/\text{h}$ . The furnace was held at  $830 \text{ }^\circ\text{C}$  for additional 24 h and then cooled down to  $500 \text{ }^\circ\text{C}$  at the rate of  $100 \text{ }^\circ\text{C}/\text{h}$  before shutting off the furnace.

### Results and Discussion

A cone-shaped SnSe crystal (diameter, 30 mm; length, 70 mm) was obtained and is shown in Fig. 1d–e. The obtained crystal was divided into two pieces owing to a crack that occurred during the crystal's extraction from the quartz ampoule (Fig. 1d). The quality of the grown SnSe crystals was checked by using a powder X-ray diffractometer (XRD, New D8-Advance, Bruker-AXS, Germany) with  $\text{Cu } K\alpha$  ( $\lambda = 1.5406 \text{ \AA}$ ). Figure 2a shows the XRD pattern of the power diffraction file (PDF) 48–1224 for orthorhombic SnSe, together with the pattern for the crystallographic *a* axis, which is perpendicular to the cleaved plane (100) of the SnSe crystal. As shown in Fig. 2a, the XRD pattern of single crystalline SnSe strongly suggests a single-phase orthorhombic crystal with a space group *Pnma* [31], indicating a strong preferred orientation with (h00) reflections, which is in good agreement with a previous report [32]. In addition, the predominant peaks were (400) and (800), at  $2\theta = 31.081^\circ$  and  $64.818^\circ$ , respectively, as shown in Fig. 2a [33]. As shown in Fig. 2b, energy dispersive X-ray






**Fig. 2** **a** XRD pattern of SnSe single crystals, showing a clear (h00) diffraction. **b** EDX spectrum of the SnSe single crystals. *Inset* shows the detailed information of atomic ratio of Sn and Se. *Insets* exhibit a SEM image and EDX mapping of a SnSe nanoflake FET with a device thickness of 90 nm. **c** Temperature-dependent electrical conductivity of the SnSe single crystals, for temperatures ranging from 30–300 K, measured using the four-point-probe method

spectroscopy (EDX) revealed the Sn:Se atomic ratio of 1:1, confirming the stoichiometric ratio of Sn and Se (inset of Fig. 2b). Inset of Fig. 2b also show a scanning electron microscopy (SEM) image and EDX mapping of a SnSe nanoflake FET with a device thickness of 90 nm. This result is in a good agreement with previous reports

[24, 33]. In addition, the electrical conductivity of single crystalline SnSe (inset of Fig. 2b) was measured for temperatures ranging from 30–300 K, using the conventional four-point-probe method. Figure 2c shows the temperature-dependent electrical conductivity of SnSe single crystals along three different crystallographic directions, indicating similar temperature-dependent behaviors and anisotropy behaviors owing to different hole mobilities in SnSe along the different axial directions. As shown in Fig. 2c, the electrical conductivity along the *b*- and *c*-axis at 300 K was determined to be  $\sim 6.00 \text{ S cm}^{-1}$ , which is  $\sim 2.2$  times larger than that for the *a*-axis ( $\sim 2.7 \text{ S cm}^{-1}$ ). This result is in a good agreement with previous results for single crystalline SnSe [24]. In Fig. 2c, the temperature-dependent electrical conductivity of single crystalline SnSe is shown for the semiconductor range (30–100 K) and for the metallic range (>100–300 K). Above 100 K, the grown SnSe crystals exhibited metallic transport behavior, consistent with previous observations [24].


SnSe FET devices were fabricated as follows. First, SnSe nanoflakes were mechanically exfoliated onto a 300-nm-thick  $\text{SiO}_2/\text{p}^{++} \text{Si}$  substrate from single SnSe crystals, easily cleaved in the (100) plane using the well-known scotch tape method (Fig. 1e) [26, 27, 34]. Measurements of electrical transport in as-prepared individual SnSe nanoflakes FETs were performed at room temperature in the back-gated FETs configuration. Figure 3a schematically shows SnSe nanoflake-based FET devices with a large-area back gate. In this study, two SnSe nanoflakes (70- and 90-nm-thick SnSe nanoflakes) were prepared on the  $\text{SiO}_2/\text{Si}$  substrate. The SnSe FETs were fabricated using the standard electron-beam lithography method followed by two types of metallization, i.e., Au (thickness, 100 nm) and Ti/Au (thicknesses, 10/100 nm) were considered as ohmic contacts on SnSe nanoflakes. Before the metallization process, buffered oxide etching (BOE) was performed to remove the polymer and oxide residues on the nanoflakes' surfaces. Figure 3b shows an optical image of a SnSe nanoflake FET with a device thickness of 90 nm. The thicknesses of the SnSe nanoflakes were measured using an atomic force microscope (AFM) at room temperature (Fig. 3c–d). As shown in Fig. 3b and inset of Fig. 2b, the fabricated 90-nm-thick SnSe FET had the channel length (*L*) of 5  $\mu\text{m}$  and width (*W*) of 4.71  $\mu\text{m}$ , while for the 70-nm-thick SnSe FET *L* was 5  $\mu\text{m}$  and *W* was 6  $\mu\text{m}$ . All of the current–voltage (*I*–*V*) characteristics were measured using a semiconductor parameter analyzer (HP 4155C, Agilent Technologies, USA) on an electrically shielded probe station at room temperature. Figure 4a shows the drain current (*I<sub>d</sub>*) as a function of the gate voltage (*V<sub>g</sub>*), for the 90-nm-thick SnSe nanoflake, for the source-drain voltages (*V<sub>ds</sub>*) of –30, 0, and 30 V, at room



**Fig. 3** **a** Schematic of a mechanically exfoliated SnSe nanoflake FET on a SiO<sub>2</sub>/p<sup>++</sup> Si substrate. **b** Optical image of a fabricated SnSe nanoflake FET that was used for electrical transport measurements. **c** AFM image of a SnSe nanoflake on a SiO<sub>2</sub>/Si substrate. **d** AFM height profile of a SnSe nanoflake, for estimating the thickness of, and fabricating FET devices

temperature, indicating a clear p-type semiconductor behavior, which is mainly attributed to the Sn vacancies, as reported previously [15, 16, 22, 24, 35–39]. The result in Fig. 4a implies that metallic Au with its high work function is expected to form weak ohmic contacts

on SnSe nanoflakes, indicating a lower Schottky barrier for the conduction band of SnSe nanoflakes. A more detailed discussion, for work functions of different metals, will be provided later. Figure 4b shows  $I_d$  vs.  $V_{ds}$  for different  $V_g$ , ranging from -40–40 V, in steps of



**Fig. 4** **a** Drain current ( $I_d$ ) as a function of applied source-drain voltage ( $V_{ds}$ ), for the gate voltages ( $V_g$ ) of -30, 0, and 30 V, for a 90-nm-thick SnSe nanoflake FET, at room temperature. **b**  $I_d$  vs.  $V_{ds}$  for  $V_g$  ranging from -40–40 V in steps of 10 V, for the 90-nm-thick SnSe nanoflake FET. The inset shows  $I_d$  vs.  $V_g$  for  $V_{ds}$  of 0.8 and 1.0 V, measured at room temperature. **c**  $I_d$  vs.  $V_{ds}$  without biasing  $V_g$  ( $=0$ ) for Au and Ti contacts on a SnSe nanoflake FET. The inset shows an AFM scanned image of SnSe nanoflakes. **d** Schematics of the energy band diagrams of two metals, Au and Ti, on p-type SnSe semiconductors



10 V. From Fig. 4b, the hole mobility ( $\mu_p$ ) is determined to be  $\sim 2.7 \text{ cm}^2/\text{V s}$ , obtained from  $\mu_p = t_m[L/(WC_{\text{ox}}V_{\text{ds}})]$ , where  $t_m$  is the trans-conductance ( $=dI_d/dV_g = 2.89 \times 10^{-8} \text{ A/V}$ ),  $L$  is the length ( $\sim 5.1 \text{ }\mu\text{m}$ ),  $W$  is the width ( $\sim 4.75 \text{ }\mu\text{m}$ ),  $V_{\text{ds}}$  is the drain-source voltage ( $\sim 1 \text{ V}$ ) of the SnSe FET, and  $C_{\text{ox}} (= \epsilon_r \epsilon_0/d = 11.5 \text{ nF/cm}^2)$  with  $\epsilon_r$  (the dielectric constant) of 3.9 and  $d$  (the thickness of the oxide layer) of 300 nm is the capacitance per unit area of the back-gated SnSe nanoflake FET. The evaluated hole mobility of the mechanically exfoliated SnSe nanoflake FETs is much smaller than that of epitaxial SnSe thin films ( $\sim 60 \text{ cm}^2/\text{V s}$ ) prepared by pulsed laser deposition on MgO substrates using Se-rich targets [40]. However, the value obtained here is  $\sim 1.8$  times larger than that obtained for single-crystal SnSe nanoplates ( $\sim 1.5 \text{ cm}^2/\text{V s}$ ) [33]. Such a relatively low hole mobility can be attributed to a strong phonon scattering owing to the Sn vacancies on the SnSe surface [18, 36, 41, 42] and a relatively high Schottky barrier at the Au metal-SnSe nanoflake interface.

In addition, we observed a weak gate tuning of conductance in the depletion region of the  $I_d$  vs.  $V_{\text{ds}}$  curve (Fig. 4c) and a low current on/off ratio ( $\sim 2$  at  $V_{\text{ds}}$  of 1 V, insets of Fig. 4c) in the p-SnSe nanoflake FET with Au metal contacts. A similar behavior was reported for other two-dimensional (2D) semiconducting materials with a similar thickness, including SnS FETs (thickness,  $\sim 50\text{--}80 \text{ nm}$ ) [43],  $\sim 15.8\text{-nm}$ -thick SnSe nanoplates [33],  $\sim 80\text{-nm}$ -thick  $\text{MoS}_2$  [44], and  $\sim 84\text{-nm}$ -thick  $\text{SnSe}_2$  [26]. These behaviors can be explained by the finite carrier screening length effect owing to the existence of a superficial conductive surface layer in FET devices with thicknesses larger than the screening length ( $\sqrt{\epsilon K_B T e^2 p}$ ), where  $\epsilon$ ,  $K_B$ , and  $p$  are the dielectric constant of the semiconductor, Boltzmann's constant, and hole carrier density, respectively, [43].

Metal contacts importantly determine the characteristics of 2D FET devices [45]. To determine the effect of metal's work functions on SnSe, we considered Au (work function,  $\sim 5.1 \text{ eV}$ ) and Ti (work function,  $\sim 4.3 \text{ eV}$ ) as metal contacts on SnSe nanoflakes. Figure 4c shows typical  $I_d$  vs.  $V_{\text{ds}}$  curves without gate modulation ( $V_g = 0$ ) for SnSe nanoflake FETs with Au and Ti contacts, indicating a higher overall resistance for Ti ( $\sim 15.4 \text{ M}\Omega$ ) compared with that for Au ( $\sim 0.56 \text{ M}\Omega$ ). Thus, the Schottky barrier at the metal-SnSe interface is higher for Ti (Fig. 4c). This behavior is always observed on all the SnSe FET with Ti contacts. As shown in Fig. 4d, the height of the Schottky barrier for holes increases as the work function of the metal decreases. Thus, metals such as Pd, Au, and Pt, with large work functions, can be suitable as ohmic contacts on p-SnSe nanoflake FETs because for these metals, the height of the Schottky barrier

for injection of holes will be lower. Contact resistance should be measured for additional metals, to determine their suitability as metal contacts on SnSe nanoflake. This issue is currently being addressed using the transfer length method.

## Conclusions

In summary, multi-layer SnSe nanoflakes were grown, exfoliated, and characterized for SnSe FET channels with a back-gated FET structure on  $\text{SiO}_2/\text{Si}$  substrates. Electrical transport measurements demonstrated that multi-layer SnSe nanoflakes with Au metal contacts exhibit p-type semiconductor characteristics with a relatively low Schottky barrier and low contact resistance on exfoliated SnSe nanoflake FETs. In addition, we emphasize that this study is the first one to report mechanically exfoliated SnSe nanoflake-based FETs and we are confident that our SnSe nanoflake FETs are very promising for 2D electrical devices as well as for energy harvesting applications, including future generation of thermoelectricity.

## Acknowledgements

This study was supported by the Priority Research Centers Program and by the Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education, Science and Technology (2009-0093817, 2016-935229, 2015R1A2A1A15055313, and 2016R1A2B2012909).

## Authors' Contributions

SHC, KWC, and NWP carried out all the experiments and analysis including the sample growth and characterization of the samples. SYP and JHK helped to discuss the sample analysis for this manuscript. SKL organized full final manuscript with NWP. All authors read and approved the final manuscript.

## Competing Interests

The authors declare that they have no competing interests.

## Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

## Author details

<sup>1</sup>Department of Physics, Chung-Ang University, Seoul 06974, Republic of Korea. <sup>2</sup>School of Electrical and Electronics Engineering, Chung-Ang University, Seoul 06974, Republic of Korea.

Received: 6 March 2017 Accepted: 14 May 2017

Published online: 25 May 2017

## References

- Barrios-Salgado E, Rodríguez-Guadarrama LA, García-Angelmo AR, Alvarez JC, Nair MTS, Nair PK (2016) Large cubic tin sulfide-tin selenide thin film stacks for energy conversion. *Thin Solid Films* 615:415–422
- Anwar S, Anwar S, Mishra BK, Singh SK (2014) Investigations on structural, optical and thermoelectric parameters of spray deposited bismuth selenide thin films with different substrate temperature. *Mater Chem Phys* 148(1–2):230–235
- Valiukonis G, Guseinova DA, Krivaite G, Sileika A (1986) Optical-spectra and energy-band structure of layer-type aivbvi compounds. *Phys Status Solidi B* 135(1):299–307
- Engelken RD, Berry AK, Vandoren TP, Boone JL, Shahnazary A (1986) Electrodeposition and analysis of tin selenide films. *J Electrochem Soc* 133(3):581–585

5. Sousa MG, da Cunha AF, Fernandes PA (2014) Annealing of RF-magnetron sputtered SnS<sub>2</sub> precursors as a new route for single phase SnS thin films. *J Alloys Compd* 592:80–85
6. Fernandes PA, Sousa MG, Salome PMP, Leitao JP, da Cunha AF (2013) Thermodynamic pathway for the formation of SnSe and SnSe<sub>2</sub> polycrystalline thin films by selenization of metal precursors. *CrystEngComm* 15(47):10278–10286
7. John KJ, Pradeep B, Mathai E (1994) Tin selenide (Snse) thin-films prepared by reactive evaporation. *J Mater Sci* 29(6):1581–1583
8. Mathews NR (2012) Electrodeposited tin selenide thin films for photovoltaic applications. *Sol Energy* 86(4):1010–1016
9. Ju H, Kim J (2016) Fabrication of conductive polymer/inorganic nanoparticles composite films: PEDOT:PSS with exfoliated tin selenide nanosheets for polymer-based thermoelectric devices. *Chem Eng J* 297:66–73
10. Ju H, Kim J (2016) Chemically exfoliated SnSe nanosheets and their SnSe/poly(3,4-ethylenedioxythiophene):poly(styrenesulfonate) composite films for polymer based thermoelectric applications. *ACS Nano* 10(6):5730–5739
11. Sist M, Zhang JW, Iversen BB (2016) Crystal structure and phase transition of thermoelectric SnSe. *Acta Crystallogr Sect B: Struct Sci Cryst Eng Mater* 72:310–316
12. Anwar S, Gowthamaraju S, Mishra BK, Singh SK, Anwar S (2015) Spray pyrolysis deposited tin selenide thin films for thermoelectric applications. *Mater Chem Phys* 153:236–242
13. Lee MJ, Ahn JH, Sung JH, Day T, Snyder GJ (2016) Thermoelectric materials by using two-dimensional materials with negative correlation between electrical and thermal conductivity. *Nat Commun* 7:12011
14. Chen CL, Wang H, Chen YY, Day T, Snyder GJ (2014) Thermoelectric properties of p-type polycrystalline SnSe doped with Ag. *J Mater Chem A* 2(29):11171–11176
15. Yang JM, Zhang GB, Yang G, Wang C, Wang YX (2015) Outstanding thermoelectric performances for both p- and n-type SnSe from first-principles study. *J Alloys Compd* 644:615–620
16. Wang FQ, Zhang SH, Yu JB, Wang Q (2015) Thermoelectric properties of single-layered SnSe sheet. *Nanoscale* 7(38):15962–15970
17. Han YM, Zhao J, Zhou M, Jiang XX, Leng HQ, Li LF (2015) Thermoelectric performance of SnS and SnS-SnSe solid solution. *J Mater Chem A* 3(8):4555–4559
18. Duong AT, Nguyen VQ, Duvjir G, Duong VT, Kwon S, Song JY, Lee JK, Lee JE, Park S, Min T, Lee J, Kim J, Cho S (2016) Achieving ZT=2.2 with Bi-doped n-type SnSe single crystals. *Nat Commun* 7:13713
19. Li D, Li JC, Qin XY, Zhang J, Xin HX, Song CJ, Wang L (2016) Enhanced thermoelectric performance in SnSe based composites with PbTe nano-inclusions. *Energy* 116:861–866
20. Wei PC, Bhattacharya S, He J, Neeleshwar S, Podila R, Chen YY, Rao AM (2016) The intrinsic thermal conductivity of SnSe. *Nature* 539(7627):E1–E2
21. Li JC, Li D, Xu W, Qin XY, Li YY, Zhang J (2016) Enhanced thermoelectric performance of SnSe based composites with carbon black nano-inclusions. *Appl Phys Lett* 109(17):173902
22. Zhao LD, Tan GJ, Hao SQ, He JQ, Pei YL, Chi H, Wang H, Gong SK, Xu HB, Dravid VP, Uher C, Snyder GJ, Wolverton C, Kanatzidis MG (2016) Ultrahigh power factor and thermoelectric performance in hole-doped single-crystal SnSe. *Science* 351(6269):141–144
23. Park GD, Lee JH, Kang YC (2016) Superior Na-ion storage properties of high aspect ratio SnSe nanoplates prepared by a spray pyrolysis process. *Nanoscale* 8(23):11889–11896
24. Zhao LD, Lo SH, Zhang YS, Sun H, Tan GJ, Uher C, Wolverton C, Dravid VP, Kanatzidis MG (2014) Ultralow thermal conductivity and high thermoelectric figure of merit in SnSe crystals. *Nature* 508(7496):373–377
25. Wang C, Li YD, Zhang GH, Zhuang J, Shen GQ (2000) Synthesis of SnSe in various alkaline media under mild conditions. *Inorg Chem* 39(19):4237–4239
26. Su Y, Ebrish MA, Olson EJ, Koester SJ (2013) SnSe<sub>2</sub> field-effect transistors with high drive current. *Appl Phys Lett* 103(26):263104
27. Pei TF, Bao LH, Wang GC, Ma RS, Yang HF, Li JJ, Gu CZ, Pantelides S, Du SX, Gao HJ (2016) Few-layer SnSe<sub>2</sub> transistors with high on/off ratios. *Appl Phys Lett* 108(5):053506
28. Guo CL, Tian Z, Xiao YJ, Mi QX, Xue JM (2016) Field-effect transistors of high-mobility few-layer SnSe<sub>2</sub>. *Appl Phys Lett* 109(20):203104
29. Nassary MM (2009) The electrical conduction mechanisms and thermoelectric power of SnSe single crystals. *Turk J Phys* 33(4):201–208
30. Li CW, Hong J, May AF, Bansal D, Chi S, Hong T, Ehlers G, Delaire O (2015) Orbital driven giant phonon anharmonicity in SnSe. *Nat Phys* 11(12):1063–1069
31. Chattopadhyay T, Pannetier J, Vonscherner HG (1986) Neutron-diffraction study of the structural phase-transition in SnS and SnSe. *J Phys Chem Solid* 47(9):879–885
32. Serrano-Sanchez F, Gharsallah M, Nemes NM, Mompean FJ, Martinez JL, Alonso JA (2015) Record Seebeck coefficient and extremely low thermal conductivity in nanostructured SnSe. *Appl Phys Lett* 106(8):083902
33. Zhao SL, Wang HA, Zhou Y, Liao L, Jiang Y, Yang X, Chen GC, Lin M, Wang Y, Peng HL, Liu ZF (2015) Controlled synthesis of single-crystal SnSe nanoplates. *Nano Res* 8(1):288–295
34. Novoselov KS, Geim AK, Morozov SV, Jiang D, Zhang Y, Dubonos SV, Grigorieva IV, Firsov AA (2004) Electric field effect in atomically thin carbon films. *Science* 306(5696):666–669
35. Barrios-Salgado E, Nair MTS, Nair PK (2016) Thin films of n-type SnSe<sub>2</sub> produced from chemically deposited p-type SnSe. *Thin Solid Films* 598:149–155
36. Lefebvre I, Szymanski MA, Olivier-Fourcade J, Jumas JC (1998) Electronic structure of tin monochalcogenides from SnO to SnTe. *Phys Rev B* 58(4):1896–1906
37. Li L, Chen Z, Hu Y, Wang XW, Zhang T, Chen W, Wang QB (2013) Single-layer single-crystalline SnSe nanosheets. *J Am Chem Soc* 135(4):1213–1216
38. Wang X, Xu JT, Liu GQ, Fu YZ, Liu Z, Tan XJ, Shao HZ, Jiang HC, Tan TY, Jiang J (2016) Optimization of thermoelectric properties in n-type SnSe doped with BiCl<sub>3</sub>. *Appl Phys Lett* 108(8):083902
39. Zhao LD, Chang C, Tan GJ, Kanatzidis MG (2016) SnSe: a remarkable new thermoelectric material. *Energy Environ Sci* 9(10):3044–3060
40. Inoue T, Hiramatsu H, Hosono H, Kamiya T (2015) Heteroepitaxial growth of SnSe films by pulsed laser deposition using Se-rich targets. *J Appl Phys* 118(20):205302
41. Maier H, Daniel DR (1977) SnSe single crystals: sublimation growth, deviation from stoichiometry and electrical properties. *J Electron Mater* 6(6):693–704
42. Kim SU, Duong AT, Cho S, Rhim SH, Kim J (2016) A microscopic study investigating the structure of SnSe surfaces. *Surf Sci* 651:5–9
43. Sucharitakul S, Kumar UR, Sankar R, Chou FC, Chen YT, Wang CH, He C, He R, Gao XPA (2016) Screening limited switching performance of multilayer 2D semiconductor FETs: the case for SnS. *Nanoscale* 8(45):19050–19057
44. Zhang YW, Li H, Wang HM, Xie H, Liu R, Zhang SL, Qiu ZJ (2016) Thickness considerations of two-dimensional layered semiconductors for transistor applications. *Sci Rep* 6:29615
45. Chuang HJ, Tan XB, Ghimire NJ, Perera MM, Chamlagain B, Cheng MMC, Yan JQ, Mandrus D, Tomanek D, Zhou ZX (2014) High mobility WSe<sub>2</sub> p- and n-type field-effect transistors contacted by highly doped graphene for low-resistance contacts. *Nano Lett* 14(6):3594–3601

Submit your manuscript to a SpringerOpen<sup>®</sup> journal and benefit from:

- Convenient online submission
- Rigorous peer review
- Open access: articles freely available online
- High visibility within the field
- Retaining the copyright to your article

Submit your next manuscript at ► [springeropen.com](http://springeropen.com)