

Received November 19, 2020, accepted December 5, 2020, date of publication December 10, 2020, date of current version December 23, 2020.

Digital Object Identifier 10.1109/ACCESS.2020.3043780

# **Electrical Performance and Stability Improvement** of p-Channel SnO Thin-Film Transistors Using Atomic-Layer-Deposited Al<sub>2</sub>O<sub>3</sub> Capping Layer

# KANG-HWAN BAE, MIN GYU SHIN, SEONG-HYUN HWANG, HWAN-SEOK JEONG, DAE-HWAN KIM, AND HYUCK-IN KWON<sup>®</sup>

School of Electrical and Electronics Engineering, Chung-Ang University, Seoul 06974, South Korea Corresponding author: Hyuck-In Kwon (hyuckin@cau.ac.kr)

This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korean Government (MSIP) under Grant 2020R1A2B5B01001765.

**ABSTRACT** The incorporation of an atomic-layer-deposited Al<sub>2</sub>O<sub>3</sub> capping layer was proposed as an effective method to enhance the electrical performance and stability of p-channel SnO thin-film transistors (TFTs). The SnO TFT with the Al<sub>2</sub>O<sub>3</sub> capping layer demonstrated better electrical characteristics, such as higher field-effect mobility ( $\mu_{FE} = 1.7 \text{ cm}^2/\text{V}\cdot\text{s}$ ), smaller subthreshold swing (SS = 2.9 V/dec), and larger current on/off ratio ( $I_{ON/OFF} = 1.6 \times 10^4$ ), than the pristine SnO TFT ( $\mu_{FE} = 1.5 \text{ cm}^2/\text{V}\cdot\text{s}$ , SS = 3.8 V/dec, and  $I_{ON/OFF} = 6.9 \times 10^2$ ). Furthermore, the Al<sub>2</sub>O<sub>3</sub>-capped SnO TFT exhibited significantly enhanced electrical stability under an applied negative-gate-bias stress compared to the pristine device. The observed phenomena were mainly attributed to the decreased number of oxygen-vacancy-induced hole trap states within the SnO owing to diffused hydrogen from the atomic-layer-deposited Al<sub>2</sub>O<sub>3</sub> capping layer is a simple and effective method for improving the electrical characteristics of p-channel SnO TFTs.

**INDEX TERMS** P-channel SnO TFTs,  $Al_2O_3$  capping layer, atomic layer deposition (ALD), oxygen vacancy, hydrogen.

#### I. INTRODUCTION

Since the first report on indium-gallium-zinc-oxide (IGZO) thin-film transistors (TFTs) by Nomura et al. in 2004, oxide TFTs have progressed rapidly and are being widely used to fabricate the backplanes of large-area flat-panel displays [1]. However, most of the available research on oxide TFTs were conducted on n-channel devices, such as the IGZO TFTs, which has prevented the implementation of complementary logic circuits composed of both n- and p-channel oxide TFTs [2]–[8]. Complementary logic circuits have advantages over electronic circuits composed of only n-channel transistors, in terms of density of integration and power consumption [9]–[11]. Therefore, development of high-performance p-channel oxide TFTs can expand the application of oxide TFTs beyond flat-panel displays. Until now, several kinds of p-type oxide semiconductors have been studied as the channel materials for p-channel oxide TFTs [12]-[16]. Among them, SnO is considered as one of the most promising channel materials for p-channel oxide TFTs. Although SnO has the narrow process window [17], it has the potential for high hole mobilities stemming from the hybridization of the pseudoclosed Sn 5s and O 2p orbitals in the valence band [18], [19]. However, numerous subgap states inside the SnO thin film have hindered the fabrication of high-performance p-channel TFTs using SnO as the channel material [20]–[23].

Metal or metal-oxide-based capping layers have been frequently used to enhance the electrical performances and stabilities of n-channel oxide TFTs [24]–[27]. However, there have been very few studies on the effects of capping layers on the electrical properties of p-channel oxide TFTs. Very recently, our group reported that the Ni or Pt capping layer can increase the field-effect mobility ( $\mu_{FE}$ ) of the p-channel SnO TFTs [28], [29]. However, except for the  $\mu_{FE}$ , other electrical properties such as the subthreshold swing (*SS*), threshold voltage ( $V_{TH}$ ), current on/off ratio ( $I_{ON/OFF}$ ) of the SnO TFTs did not change significantly or were rather deteriorated after forming the Ni or Pt capping layer. In the

The associate editor coordinating the review of this manuscript and approving it for publication was Anisul Haque.

present work, we show that the formation of an atomic-layerdeposited  $Al_2O_3$  capping layer can significantly improve the electrical performance and stability of p-channel SnO TFTs for the first time. A systematic study was conducted to understand the physical mechanism responsible for the observed phenomenon, and defect termination by the diffused hydrogen in the SnO channel layer from the  $Al_2O_3$  capping layer is suggested as the cause of this behavior.

# **II. EXPERIMENTS**

## A. DEVICE FABRICATION METHODS

Experiments were performed using the bottom-gate topsource/drain electrode TFTs, where an n<sup>+</sup>-Si wafer was employed as the substrate and gate electrode. A 40-nm-thick layer of thermal SiO<sub>2</sub> grown by the dry oxidation process was used as the gate dielectric, and a 14-nm-thick SnO<sub>X</sub> thin film was formed on the SiO<sub>2</sub>/n<sup>+</sup>-Si substrate using a radio frequency (RF) magnetron sputter with a metallic Sn target (3-inch-diameter, 99.999% purity). The sputtering conditions are as follows: RF power of 70 W, deposition pressure of 3 mTorr, Ar/O<sub>2</sub> ratio of 90/4 (sccm/sccm), and substrate at room temperature (RT). The deposition condition of the thin film was carefully selected because Sn and SnO2 are more stable phases than SnO [17]. In addition, we considered that the percentage of metallic Sn in the thin film increases as the RF power increases [30]. The as-deposited  $SnO_X$  thin films on the  $SiO_2/n^+$ -Si substrate were thermally annealed in air for 30 min at 180 °C. After the post-deposition annealing process, the source/drain electrodes were formed with 60-nm-thick indium-tin-oxide (ITO) using a direct current (DC) magnetron sputter. The channel and electrodes were patterned using the photolithography and lift-off processes. The fabricated TFTs were then divided into three groups. The TFTs in the first group were capped with 75-nm-thick Al<sub>2</sub>O<sub>3</sub> thin films. These films were applied by the atomic layer deposition (ALD) method at 200 °C for 10 h using trimethylaluminum (TMA, Al(CH<sub>3</sub>)<sub>3</sub>) and water (H<sub>2</sub>O) as precursors. The TFTs in the second group were annealed at 200 °C for 10 h in a vacuum environment to ensure that they were exposed to the same thermal budget as those in the first group. The TFTs in the third group were not subjected to any further treatment. Finally, all TFTs were passivated by a 2- $\mu$ m-thick layer of SU-8 using the procedure described in our previous work [31]. Fig. 1(a) shows the schematic of the fabricated Al<sub>2</sub>O<sub>3</sub>-capped TFT.

### **B. DEVICE CHARACTERIZATION METHODS**

The structural properties and chemical compositions of the  $SnO_X$  thin films were examined using X-ray diffraction (XRD, Dmax2500/PC, RIGAKU) and X-ray photoelectron spectroscopy (XPS, PHI 5000 Versa Probe, ULVAC-PHI). Time-of-flight secondary ion mass spectrometry (TOF-SIMS, TOF-SIMS5, ION-TOF GmbH) was used to determine the amount of hydrogen in the Al<sub>2</sub>O<sub>3</sub> and SnO<sub>X</sub> thin films. The electrical characteristics of the TFTs were measured using a semiconductor parameter analyzer



**FIGURE 1.** (a) Schematic view of the fabricated  $Al_2O_3$ -capped SnO TFT; (b) XRD patterns of the SnO<sub>X</sub> thin film formed on the SiO<sub>2</sub>/n<sup>+</sup>-Si substrate.

(4156C, Agilent) at RT in the dark in a vacuum environment to avoid the effects of ambient conditions on the characteristics of the SnO TFTs.

### **III. RESULTS AND DISCUSSION**

Fig. 1(b) displays the XRD patterns of the 14-nm-thick  $SnO_X$  thin film formed on the  $SiO_2/n^+$ -Si substrate. Clear diffraction peaks are observed in the XRD spectrum, which indicates that the deposited  $SnO_X$  thin film has a polycrystalline phase. The XRD peaks in Fig. 1(b) correspond to the (002), (101), (103), (110), (112), (200), and (211) planes of the SnO phase (powder diffraction file (PDF) card number 04-008-7670) [32], implying that the SnO is the dominant phase in the deposited  $SnO_X$  thin film. The crystallite size was calculated to 11.6 nm from the peak (101) of the XRD spectra based on the Debye-Scherrer equation.

Figs. 2(a) and (b) depict the representative transfer curves of the pristine, additionally vacuum-annealed, and Al<sub>2</sub>O<sub>3</sub>-capped SnO TFTs (width/length (*W/L*) = 500  $\mu$ m/500  $\mu$ m) on the semi-logarithmic and linear scales, respectively, where  $V_{\rm GS}$ ,  $V_{\rm DS}$ , and  $I_{\rm D}$  are the gate-to-source voltage, drain-to-source voltage, and drain current, respectively. Measurements were obtained by scanning for  $V_{\rm GS}$  in the range of 15 to -20 V at  $V_{\rm DS} = -1$  V for all TFTs. In this work,  $\mu_{\rm FE}$  was determined from the maximum transconductance at a  $V_{\rm DS}$  of -1 V using the following equation:

$$\mu_{FE} = \frac{Lg_m}{WC_i V_{DS}} \tag{1}$$

TABLE 1. Electrical Parameters Extracted From the Pristine, Vacuum-Annealed, and Al<sub>2</sub>O<sub>3</sub>-Capped SnO TFTs. Electrical Characterization was Conducted for 5 Devices per Each Type of TFT.

	parameter	sample 1	sample 2	sample 3	sample 4	sample 5	average
pristine TFT	$\mu_{\rm FE}~({ m cm}^2/{ m V}{ m \cdot}{ m s})$	1.5	1.5	1.5	1.5	1.5	1.5
	$V_{\rm TH}({ m V})$	6.4	6.8	6.2	6.7	6.4	6.5
	SS (V/dec)	3.7	3.9	3.8	3.9	3.6	3.8
	$I_{\rm ON}/_{\rm OFF}$	$7.0 \times 10^{2}$	$7.2 \times 10^{2}$	$6.7 \times 10^{2}$	$6.5 \times 10^{2}$	$6.9 \times 10^{2}$	$6.9 \times 10^{2}$
vacuum-annealed TFT	$\mu_{\rm FE}~({ m cm}^2/{ m V}{ m \cdot}{ m s})$	1.4	1.4	1.4	1.3	1.3	1.4
	$V_{\rm TH}({ m V})$	7.2	7.4	7.1	7.5	7.5	7.3
	SS (V/dec)	3.7	3.7	3.5	3.8	3.5	3.6
	$I_{\rm ON}/_{\rm OFF}$	$1.1 \times 10^{3}$	$9.5 \times 10^{2}$	$1.2 \times 10^{3}$	$1.2 \times 10^{3}$	$1.0 \times 10^{3}$	$1.1 \times 10^{3}$
Al <sub>2</sub> O <sub>3</sub> -capped TFT	$\mu_{\rm FE}~({ m cm}^2/{ m V}{ m \cdot}{ m s})$	1.7	1.7	1.6	1.7	1.7	1.7
	$V_{\rm TH}({ m V})$	2.7	2.8	2.4	2.9	2.8	2.7
	SS (V/dec)	2.9	3.0	2.9	3.0	2.8	2.9
	$I_{\rm ON}/_{\rm OFF}$	$1.9 \times 10^{4}$	$1.7 \times 10^{4}$	$1.5 \times 10^{4}$	$1.4 \times 10^{4}$	$1.5 \times 10^{4}$	$1.6 \times 10^{4}$



FIGURE 2. Representative transfer curves of the pristine, vacuum-annealed, and Al<sub>2</sub>O<sub>3</sub>-capped SnO TFTs in the (a) semi-logarithmic and (b) linear scale.

where  $C_i$  is the capacitance of the gate dielectric per unit area and  $g_m$  is the transconductance whose value can be obtained by the equation of  $g_m = dI_D/dV_{GS}$ . Here,  $C_i$  was determined as  $8.63 \times 10^{-8}$  F/cm<sup>2</sup> considering the dielectric constant (= 3.9) and thickness (= 40 nm) of the gate insulator. The SS



**FIGURE 3.** Output curves measured from the (a) pristine, (b) vacuum-annealed, and (c)  $Al_2O_3$ -capped SnO TFTs.

was calculated using the subthreshold region data in Fig. 2(a) based on the following equation:

$$SS = \frac{dV_{GS}}{d(\log I_D)} \tag{2}$$

and  $V_{\text{TH}}$  was obtained by finding the intercept of the linearly extrapolated linear-scale transfer curve with the  $V_{\text{GS}}$ axis. From the figures, it is clear that the Al<sub>2</sub>O<sub>3</sub> capping layer enhances the  $\mu_{\text{FE}}$  and reduces the SS of the SnO TFT. Furthermore, the capping increases the  $I_{\text{ON/OFF}}$  and shifts the  $V_{\text{TH}}$  in the negative direction. Transfer curves measured from the additionally vacuum-annealed SnO TFT exhibit similar shapes as those of the pristine TFT, implying that the additional thermal budget provided during the deposition of the Al<sub>2</sub>O<sub>3</sub> thin film can be excluded from the possible mechanisms responsible for the enhanced electrical performance of the Al<sub>2</sub>O<sub>3</sub>-capped SnO TFT. Table 1 summarizes the electrical parameters extracted from three types of SnO TFTs. The electrical parameters of each type of SnO TFT



**FIGURE 4.** Time dependence of representative transfer curves for (a) pristine and (b) Al<sub>2</sub>O<sub>3</sub>-capped SnO TFTs under an application of the constant bias stress of  $V_{GS} = -15$  V and  $V_{DS} = -1$  V.

were obtained from five devices that were randomly selected among TFTs fabricated from different batches. The results in table 1 show that every type of SnO TFT exhibits an excellent uniformity. Figs. 3(a)-(c) display the output curves measured from the pristine, vacuum-annealed, and Al<sub>2</sub>O<sub>3</sub>-capped SnO TFTs, respectively. Fig. 3 shows that output curves obtained from all SnO TFTs exhibit clear pinch-off and solid saturation. The lower saturation current of the Al<sub>2</sub>O<sub>3</sub>-capped SnO TFT than that of other SnO TFTs at the same  $V_{GS}$  are due to the negatively shifted  $V_{TH}$  value of the Al<sub>2</sub>O<sub>3</sub>-capped SnO TFT.

Figs. 4(a) and (b) present the time dependences of the transfer curves for the pristine and Al<sub>2</sub>O<sub>3</sub>-capped SnO TFTs under a constant-bias stress of  $V_{GS} = -15$  V and  $V_{DS} = -1$  V, respectively. Fig. 4 shows that the transfer curves shift toward the negative direction with an increase in the stress time for both TFTs. A large threshold voltage shift ( $|\Delta V_{TH}|$ ) of 3.71 V is observed for the pristine SnO TFT after stress application for 3,000 s. However, the Al<sub>2</sub>O<sub>3</sub>-capped SnO TFT exhibits a significantly smaller value of  $|\Delta V_{TH}|$  (= 0.83 V) compared to the pristine one after being exposed to the same duration of stress. The results in Fig. 4 show that the Al<sub>2</sub>O<sub>3</sub> capping layer formed by ALD improves not only the electrical performance



**FIGURE 5.** XPS O1s spectra of the SnO thin-film (a) without and (b) with an Al<sub>2</sub>O<sub>3</sub> capping layer obtained in the middle of the SnO thin-film.

but also the electrical stability of the p-channel SnO TFTs. In the p-channel oxide TFTs, both the negative-bias-stress stability and SS characteristics in the transfer curves degrade with an increase in the subgap densities of the states within the bulk oxide semiconductor or at the gate dielectric/metal oxide interface [33]–[38]. Furthermore, the carrier transport of the p-channel SnO TFT is dominated by the trap-limited conduction at RT [23], thus, the high density of subgap states decreases the  $\mu_{FE}$  in SnO TFTs. Therefore, the experimental results in Figs. 2 and 4 show that the number of subgap states in the SnO was effectively reduced by the Al<sub>2</sub>O<sub>3</sub> capping layer.

To investigate the physical mechanism responsible for the observed electrical performance and stability improvement of the Al<sub>2</sub>O<sub>3</sub>-capped SnO TFTs, SnO thin films with and without the Al<sub>2</sub>O<sub>3</sub> capping layer were characterized by XPS and TOF-SIMS, respectively. Figs. 5(a) and (b) respectively show the XPS O1*s* spectra obtained at the middle of the SnO thin films without and with the Al<sub>2</sub>O<sub>3</sub> capping layer. The Ar<sup>+</sup> ion beam was used to sputter the Al<sub>2</sub>O<sub>3</sub> and SnO thin films before the XPS characterization. The XPS spectra were deconvolved into three sub-peaks originating from the lattice oxygen (O<sub>Latt</sub>), oxygen vacancies (O<sub>Vac</sub>), and chemisorbed and dissociated oxygen (O<sub>Chem</sub>) using a Gaussian function; here, the binding energies of the O<sub>Latt</sub>, O<sub>Vac</sub>, and O<sub>Chem</sub> components were fixed at 530.4 eV, 531.5 eV, and 533.0 eV,



FIGURE 6. TOF-SIMS depth profile of tin and hydrogen for (a) SnO/SiO<sub>2</sub> and (b) Al<sub>2</sub>O<sub>3</sub>/SnO/SiO<sub>2</sub> samples.

respectively [39]. Fig. 5 shows that the area percentage of the  $O_{Vac}$  is significantly lower in the SnO thin film with the  $Al_2O_3$  capping layer ( $O_{Latt}:O_{Vac} = 80:18$ ) than in the pristine SnO thin film ( $O_{Latt}:O_{Vac} = 61:36$ ). In previous works on the p-type SnO semiconductor,  $O_{Vac}$  was reported to generate the hole trap states located approximately 0.24 eV above the valence band maximum within the SnO [40], [41]. The XPS results in Fig. 5 show that the formation of the atomic-layer-deposited  $Al_2O_3$  capping layer enhances the electrical characteristics of the p-channel SnO TFT by reducing the number of hole trap states originating from the  $O_{Vac}$  in the SnO.

Figs. 6(a) and (b) display the TOF-SIMS depth profiles of tin and hydrogen for the SnO/SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub>/SnO/SiO<sub>2</sub> samples, respectively. It can be clearly observed that the hydrogen intensity in the SnO thin film is higher in the Al<sub>2</sub>O<sub>3</sub>/SnO/SiO<sub>2</sub> sample than the SnO/SiO<sub>2</sub> sample. This phenomenon can be attributed to hydrogen diffusion from the atomic-layer-deposited Al<sub>2</sub>O<sub>3</sub> thin film to the SnO thin film during the ALD process at 200 °C. The Al<sub>2</sub>O<sub>3</sub> thin film deposited by the ALD method using TMA and H<sub>2</sub>O as precursors might contain the hydrogen as a result of incomplete removal of the hydroxyl groups during the surface reaction, especially when formed at low temperatures [42]. Fig. 6(b) shows that the atomic-layer-deposited Al<sub>2</sub>O<sub>3</sub> layer on the SnO thin film contains a non-negligible amount of hydrogen, as expected. In a recently published paper by Lee et al., the authors showed that hydrogen could eliminate the hole trap states originating from the Ovac by forming Sn-H bonds in the SnO [41]. The hydrogen in the thermal SiO<sub>2</sub> is considered to be caused by the hydrogen contained in the hydrogen chloride gas introduced into the furnace during the dry oxidation process [43]. The relatively higher amount of hydrogen in the SnO near the SiO<sub>2</sub> than near the surface in the SnO/SiO<sub>2</sub> sample is possibly attributed to the hydrogen diffused from the SiO<sub>2</sub> during the post deposition annealing process. The TOF-SIMS results in Fig. 6 demonstrate that a hydrogen-induced decrease in the hole trap concentration in the SnO could be a plausible mechanism responsible for the electrical performance and stability improvement of the atomic-layer-deposited Al2O3-capped p-channel SnO TFTs.

#### **IV. CONCLUSION**

In this work, we successfully demonstrate the improved electrical performance and stability of p-channel SnO TFTs using an Al<sub>2</sub>O<sub>3</sub> capping layer formed via the ALD method. Electrical properties of  $\mu_{\rm FE} = 1.7 \text{ cm}^2/\text{V} \cdot \text{s}$ , SS = 2.9 V/dec,  $V_{\text{TH}} = 2.7 \text{ V}$ , and  $I_{\text{ON/OFF}} = 1.6 \times 10^4$  were observed for the Al<sub>2</sub>O<sub>3</sub>-capped SnO TFT, and these values were superior to those of the pristine SnO TFT ( $\mu_{FE} = 1.5 \text{ cm}^2/\text{V}\cdot\text{s}$ , SS = 3.8 V/dec,  $V_{\text{TH}}$  = 6.5 V, and  $I_{\text{ON/OFF}}$  = 6.9 × 10<sup>2</sup>). Furthermore, the SnO TFT with the Al<sub>2</sub>O<sub>3</sub> capping layer exhibited significantly smaller  $|\Delta V_{\text{TH}}|$  (= 0.83 V) than the pristine SnO TFT ( $|\Delta V_{\text{TH}}| = 3.71 \text{ V}$ ) under the constant-bias stress conditions  $V_{\rm GS} = -15$  V and  $V_{\rm DS} = -1$  V applied for 3,000 s. From the XPS and TOF-SIMS characterizations, a smaller amount of O<sub>Vac</sub> and larger amount of hydrogen were observed for the Al2O3-capped SnO thin film than the pristine SnO thin film. The passivation of the Ovac-induced hole trap states by the diffused hydrogen from the Al<sub>2</sub>O<sub>3</sub> capping layer is hereby suggested as the physical mechanism responsible for the observed phenomenon.

#### REFERENCES

- K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, "Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors," *Nature*, vol. 432, no. 7016, pp. 488–492, Nov. 2004, doi: 10.1038/nature03090.
- [2] T. Kamiya, K. Nomura, and H. Hosono, "Present status of amorphous In–Ga–Zn–O thin-film transistors," *Sci. Technol. Adv. Mater.*, vol. 11, no. 4, Feb. 2010, Art. no. 044305, doi: 10.1088/1468-6996/11/4/ 044305.
- [3] K.-H. Choi and H.-K. Kim, "Correlation between ti source/drain contact and performance of InGaZnO-based thin film transistors," *Appl. Phys. Lett.*, vol. 102, no. 5, Feb. 2013, Art. no. 052103, doi: 10.1063/1. 4790357.
- [4] S. M. Kim, C. G. Yu, W.-J. Cho, and J. T. Park, "Device characterization and design guideline of amorphous InGaZnO junctionless thin-film transistor," *IEEE Trans. Electron Devices*, vol. 64, no. 6, pp. 2526–2532, Jun. 2017, doi: 10.1109/TED.2017.2696048.
- [5] H. Yoo, Y. Tak, W.-G. Kim, Y.-G. Kim, and H. Kim, "A selectively processible instant glue passivation layer for indium gallium zinc oxide thin-film transistors fabricated at low temperature," *J. Mater. Chem. C*, vol. 6, no. 23, pp. 6187–6193, 2018, doi: 10.1039/. c8tc01762j.

- [6] W. J. Kang, C. H. Ahn, K. S. Kim, S. H. Jung, S. W. Cho, H. K. Cho, and Y. Kim, "Development of extremely low temperature processed oxide thin film transistors via atmospheric steam reforming treatment: Interface, surface, film curing," *J. Alloys Compounds*, vol. 744, pp. 23–33, May 2018, doi: 10.1016/j.jallcom.2018.02.028.
- [7] M. H. Cho, H. Seol, A. Song, S. Choi, Y. Song, P. S. Yun, K.-B. Chung, J. U. Bae, K.-S. Park, and J. K. Jeong, "Comparative study on performance of IGZO transistors with sputtered and atomic layer deposited channel layer," *IEEE Trans. Electron Devices*, vol. 66, no. 4, pp. 1783–1788, Apr. 2019, doi: 10.1109/TED.2019.2899586.
- [8] L. Zhang, Q. Guo, Q. Tan, Z. Fan, and J. Xiong, "High performance amorphous IGZO thin-film transistor based on alumina ceramic," *IEEE Access*, vol. 7, pp. 184312–184319, 2019, doi: 10.1109/ACCESS.2019.2960562.
- [9] R. Martins, A. Nathan, R. Barros, L. Pereira, P. Barquinha, N. Correia, R. Costa, A. Ahnood, I. Ferreira, and E. Fortunato, "Complementary metal oxide semiconductor technology with and on paper," *Adv. Mater.*, vol. 23, no. 39, pp. 4491–4496, Oct. 2011, doi: 10.1002/adma.201102232.
- [10] Y.-S. Li, J.-C. He, S.-M. Hsu, C.-C. Lee, D.-Y. Su, F.-Y. Tsai, and I.-C. Cheng, "Flexible complementary oxide-semiconductor-based circuits employing n-channel ZnO and p-channel SnO thin-film transistors," *IEEE Electron Device Lett.*, vol. 37, no. 1, pp. 46–49, Jan. 2016, doi: 10.1109/led.2015.2501843.
- [11] Y. Li, J. Zhang, J. Yang, Y. Yuan, Z. Hu, Z. Lin, A. Song, and Q. Xin, "Complementary integrated circuits based on n-Type and p-Type oxide semiconductors for applications beyond flat-panel displays," *IEEE Trans. Electron Devices*, vol. 66, no. 2, pp. 950–956, Feb. 2019, doi: 10.1109/TED.2018.2887270.
- [12] X. Zou, G. Fang, L. Yuan, M. Li, W. Guan, and X. Zhao, "Top-gate lowthreshold voltage *p*-Cu<sub>2</sub>O thin-film transistor grown on SiO<sub>2</sub>/Si substrate using a high-κ HfON gate dielectric," *IEEE Electron Device Lett.*, vol. 31, no. 8, pp. 827–829, Aug. 2010, doi: 10.1109/LED.2010.2050576.
- [13] H. Yabuta, N. Kaji, R. Hayashi, H. Kumomi, K. Nomura, T. Kamiya, M. Hirano, and H. Hosono, "Sputtering formation of p-type SnO thinfilm transistors on glass toward oxide complimentary circuits," *Appl. Phys. Lett.*, vol. 97, no. 7, Aug. 2010, Art. no. 072111, doi: 10.1063/1.3478213.
- [14] T. Lin, X. Li, and J. Jang, "High performance p-type NiOx thin-film transistor by sn doping," *Appl. Phys. Lett.*, vol. 108, no. 23, Jun. 2016, Art. no. 233503, doi: 10.1063/1.4953222.
- [15] W. Maeng, S.-H. Lee, J.-D. Kwon, J. Park, and J.-S. Park, "Atomic layer deposited p-type copper oxide thin films and the associated thin film transistor properties," *Ceram. Int.*, vol. 42, no. 4, pp. 5517–5522, Mar. 2016, doi: 10.1016/j.ceramint.2015.12.109.
- [16] Y. Jang, I. W. Yeu, J. S. Kim, J. H. Han, J. Choi, and C. S. Hwang, "Reduction of the hysteresis voltage in atomic-layer-deposited p-type SnO thin-film transistors by adopting an al 2 o 3 interfacial layer," *Adv. Electron. Mater.*, vol. 5, no. 7, May 2019, Art. no. 1900371, doi: 10.1002/ aelm.201900371.
- [17] J. A. Caraveo-Frescas, P. K. Nayak, H. A. Al-Jawhari, D. B. Granato, U. Schwingenschlögl, and H. N. Alshareef, "Record mobility in transparent p-type tin monoxide films and devices by phase engineering," ACS Nano, vol. 7, no. 6, pp. 5160–5167, May 2013, doi: 10.1021/nn400852r.
- [18] Y. Ogo, H. Hiramatsu, K. Nomura, H. Yanagi, T. Kamiya, M. Hirano, and H. Hosono, "P-channel thin-film transistor using p-type oxide semiconductor, SnO," *Appl. Phys. Lett.*, vol. 93, no. 3, Jul. 2008, Art. no. 032113, doi: 10.1063/1.2964197.
- [19] E. Fortunato, R. Barros, P. Barquinha, V. Figueiredo, S.-H.-K. Park, C.-S. Hwang, and R. Martins, "Transparent p-type SnOx thin film transistors produced by reactive rf magnetron sputtering followed by low temperature annealing," *Appl. Phys. Lett.*, vol. 97, no. 5, Aug. 2010, Art. no. 052105, doi: 10.1063/1.3469939.
- [20] Y. Ogo, H. Hiramatsu, K. Nomura, H. Yanagi, T. Kamiya, M. Kimura, M. Hirano, and H. Hosono, "Tin monoxide as an s-orbital-based ptype oxide semiconductor: Electronic structures and TFT application," *Phys. Status Solidi* (A), vol. 206, no. 9, pp. 2187–2191, Sep. 2009, doi: 10.1002/pssa.200881792.
- [21] C.-Y. Jeong, D. Lee, Y.-J. Han, Y.-J. Choi, and H.-I. Kwon, "Subgap states in p-channel tin monoxide thin-film transistors from temperaturedependent field-effect characteristics," *Semicond. Sci. Technol.*, vol. 30, no. 8, Jun. 2015, Art. no. 085004, doi: 10.1088/0268-1242/30/8/085004.
- [22] J. Zhang, X. Kong, J. Yang, Y. Li, J. Wilson, J. Liu, Q. Xin, Q. Wang, and A. Song, "Analysis of carrier transport and band tail states in p-type tin monoxide thin-film transistors by temperature dependent characteristics," *Appl. Phys. Lett.*, vol. 108, no. 26, pp. 263503-1–263503-4, Jun. 2016, doi: 10.1063/1.4955124.

- [23] L. Qiang, W. Liu, Y. Pei, G. Wang, and R. Yao, "Trap states extraction of p-channel SnO thin-film transistors based on percolation and multiple trapping carrier conductions," *Solid-State Electron.*, vol. 129, pp. 163–167, Mar. 2017, doi: 10.1016/j.sse.2016.11.010.
- [24] K. Tae Kim, J. Kim, Y.-H. Kim, and S. Kyu Park, "In-situ metallic oxide capping for high mobility solution-processed metal-oxide TFTs," *IEEE Electron Device Lett.*, vol. 35, no. 8, pp. 850–852, Aug. 2014, doi: 10.1109/LED.2014.2329955.
- [25] J. Y. Choi, S. Kim, D. H. Kim, and S. Y. Lee, "Role of metal capping layer on highly enhanced electrical performance of in-free Si–Zn–Sn–O thin film transistor," *Thin Solid Films*, vol. 594, pp. 293–298, Nov. 2015, doi: 10.1016/j.tsf.2015.04.048.
- [26] T. Kim, M. J. Kim, J. Lee, and J. K. Jeong, "Boosting carrier mobility in zinc oxynitride thin-film transistors via tantalum oxide encapsulation," *ACS Appl. Mater. Interface*, vol. 11, no. 25, pp. 22501–22509, Jun. 2019, doi: 10.1021/acsami.9b03865.
- [27] B. H. Lee, A. Sohn, S. Kim, and S. Y. Lee, "Mechanism of carrier controllability with metal capping layer on amorphous oxide SiZn-SnO semiconductor," *Sci. Rep.*, vol. 9, no. 1, pp. 1–7, Dec. 2019, doi: 10.1038/s41598-018-37530-6.
- [28] M.-G. Shin, K.-H. Bae, H.-S. Cha, H.-S. Jeong, D.-H. Kim, and H.-I. Kwon, "Floating ni capping for high-mobility p-Channel SnO thinfilm transistors," *Materials*, vol. 13, no. 14, p. 3055, Jul. 2020, doi: 10. 3390/ma13143055.
- [29] M.-G. Shin, K.-H. Bae, H.-S. Jeong, D.-H. Kim, H.-S. Cha, and H.-I. Kwon, "Effects of capping layers with different metals on electrical performance and stability of p-channel SnO thin-film transistors," *Micromachines*, vol. 11, no. 10, p. 917, Sep. 2020, doi: 10.3390/mi11100917.
- [30] Y. Li, Q. Xin, L. Du, Y. Qu, H. Li, X. Kong, Q. Wang, and A. Song, "Extremely sensitive dependence of SnOx film properties on sputtering power," *Sci. Rep.*, vol. 6, no. 1, Nov. 2016, Art. no. 36183, doi: 10.1038/srep36183.
- [31] Y.-J. Han, Y.-J. Choi, I.-T. Cho, S. H. Jin, J.-H. Lee, and H.-I. Kwon, "Improvement of long-term durability and bias stress stability in p-Type SnO thin-film transistors using a SU-8 passivation layer," *IEEE Electron Device Lett.*, vol. 35, no. 12, pp. 1260–1262, Dec. 2014, doi: 10.1109/LED.2014.2363879.
- [32] Powder Diffraction File, International Centre for Diffraction Data, document PDF 04-008-7670 (SnO), Apr. 2020.
- [33] J.-S. Park, J. K. Jeong, H.-J. Chung, Y.-G. Mo, and H. D. Kim, "Electronic transport properties of amorphous indium-gallium-zinc oxide semiconductor upon exposure to water," *Appl. Phys. Lett.*, vol. 92, no. 7, Feb. 2008, Art. no. 072104, doi: 10.1063/1.2838380.
- [34] S.-Y. Sung, J. H. Choi, U. B. Han, K. C. Lee, J.-H. Lee, J.-J. Kim, W. Lim, S. J. Pearton, D. P. Norton, and Y.-W. Heo, "Effects of ambient atmosphere on the transfer characteristics and gate-bias stress stability of amorphous indium-gallium-zinc oxide thin-film transistors," *Appl. Phys. Lett.*, vol. 96, no. 10, Mar. 2010, Art. no. 102107, doi: 10.1063/1.3357431.
- [35] I.-J. Park, C.-Y. Jeong, M. U, S.-H. Song, I.-T. Cho, J.-H. Lee, E.-S. Cho, and H.-I. Kwon, "Bias-stress-induced instabilities in P-type *Cu<sub>2</sub>O* thinfilm transistors," *IEEE Electron Device Lett.*, vol. 34, no. 5, pp. 647–649, May 2013, doi: 10.1109/LED.2013.2253758.
- [36] X. Xiao, W. Deng, S. Chi, Y. Shao, X. He, L. Wang, and S. Zhang, "Effect of O<sub>2</sub> flow rate during channel layer deposition on negative gate bias stressinduced V<sub>th</sub> shift of a-IGZO TFTs," *IEEE Trans. Electron Devices*, vol. 60, no. 12, pp. 4159–4164, Dec. 2013, doi: 10.1109/TED.2013.2286636.
- [37] I.-C. Chiu and I.-C. Cheng, "Gate-bias stress stability of P-Type SnO thinfilm transistors fabricated by RF-sputtering," *IEEE Electron Device Lett.*, vol. 35, no. 1, pp. 90–92, Jan. 2014, doi: 10.1109/LED.2013.2291896.
- [38] S.-N. Choi and S.-M. Yoon, "Effects of oxidants on the bias-stress instabilities of In-Ga-Zn-O thin film transistors using HfO<sub>2</sub> gate insulator prepared by atomic layer deposition," *IEEE Electron Device Lett.*, vol. 41, no. 3, pp. 425–428, Mar. 2020, doi: 10.1109/LED.2020.2970751.
- [39] Y. Li, J.-G. Wang, W. Hua, H. Liu, and B. Wei, "Heterostructured Sn/SnO<sub>2-x</sub> nanotube peapods with a strong plasmonic effect for photoelectrochemical water oxidation," *J. Mater. Chem. A*, vol. 7, no. 28, pp. 16883–16891, Jul. 2019, doi: 10.1039/c9ta03848e.
- [40] J. B. Varley, A. Schleife, A. Janotti, and C. G. Van de Walle, "Ambipolar doping in SnO," *Appl. Phys. Lett.*, vol. 103, no. 8, Aug. 2013, Art. no. 082118, doi: 10.1063/1.4819068.
- [41] A. W. Lee, D. Le, K. Matsuzaki, and K. Nomura, "Hydrogen-defect termination in SnO for p-Channel TFTs," ACS Appl. Electron. Mater., vol. 2, no. 4, pp. 1162–1168, Apr. 2020, doi: 10.1021/acsaelm.0c00149.

- [42] Y. Nam, H.-O. Kim, S. H. Cho, and S.-H. Ko Park, "Effect of hydrogen diffusion in an In–Ga–Zn–O thin film transistor with an aluminum oxide gate insulator on its electrical properties," *RSC Adv.*, vol. 8, no. 10, pp. 5622–5628, 2018, doi: 10.1039/c7ra12841j.
- [43] D. Li, Ed., Encyclopedia Microfluidics Nanofluidics. Boston, MA, USA: Springer, 2008.



**KANG-HWAN BAE** received the B.S. degree in materials science and engineering from Chang-Won National University, Changwon, South Korea, in 2020. He is currently pursuing the M.S. degree in electrical and electronics engineering from Chung-Ang University, Seoul, South Korea. His current research interest includes p-type oxide thin-film transistors.



**MIN GYU SHIN** received the B.S. degree in electrical and electronics engineering from Chung-Ang University, Seoul, South Korea, in 2019, where he is currently pursuing the M.S. degree in electrical and electronics engineering. His current research interests include p-type oxide thin-film transistors and synaptic transistors.



**SEONG-HYUN HWANG** received the B.S. degree in information and communication electronics engineering from The Catholic University of Korea, Seoul, South Korea, in 2020. He is currently pursuing the M.S. degree in electrical and electronics engineering from Chung-Ang University. His current research interests include high mobility n-type oxide thin-film transistors and synaptic transistors.



**HWAN-SEOK JEONG** received the B.S. degree in chemistry from Dae-Jin University, Pochen, South Korea, in 2015. He is currently pursuing the Ph.D. degree in electrical and electronics engineering from Chung-Ang University. His current research interest includes the fabrication and reliability study of oxide thin-film transistors.



**DAE-HWAN KIM** received the B.S. degree in electronics engineering from Korea Polytechnic University, Siheung, South Korea, in 2015, and the M.S. degree in electrical and electronics engineering from Chung-Ang University, Seoul, in 2017, where he is currently pursuing the Ph.D. degree. His current research interest includes the reliability study of oxide thin-film transistors.



**HYUCK-IN KWON** received the B.S., M.S., and Ph.D. degrees in electrical engineering from Seoul National University, Seoul, South Korea, in 1999, 2001, and 2005, respectively. From August 2004 to March 2006, he was a Research Associate with the University of Illinois at Urbana–Champaign. In 2006, he joined the System LSI Division, Samsung Electronics Company, South Korea, where he was a Senior Engineer with the Image Development Team. From September 2007 to

February 2010, he was with the School of Electronic Engineering, Daegu University, as a full-time Lecturer and an Assistant Professor. Since 2010, he has been with Chung-Ang University, Seoul, where he is currently a Professor with the School of Electrical and Electronics Engineering. His research interests include CMOS active pixel image sensors, oxide thin-film transistors, and silicon nanotechnologies.