

Communication

Floating Ni Capping for High-Mobility p-Channel SnO Thin-Film Transistors

Min-Gyu Shin, Kang-Hwan Bae, Hyun-Seok Cha, Hwan-Seok Jeong, Dae-Hwan Kim and Hyuck-In Kwon *

School of Electrical and Electronics Engineering, Chung-Ang University, Seoul 06974, Korea; 18alsrb@naver.com (M.-G.S.); rkdghks95@naver.com (K.-H.B.); ckgustjr0803@naver.com (H.-S.C.); hwanseok518@cau.ac.kr (H.-S.J.); pccdhkim@naver.com (D.-H.K.)

* Correspondence: hyuckin@cau.ac.kr

Received: 5 June 2020; Accepted: 7 July 2020; Published: 8 July 2020



Abstract: We utilized Ni as a floating capping layer in p-channel SnO thin-film transistors (TFTs) to improve their electrical performances. By utilizing the Ni as a floating capping layer, the p-channel SnO TFT showed enhanced mobility as high as $10.5 \text{ cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$. The increase in mobility was more significant as the length of Ni capping layer increased and the thickness of SnO active layer decreased. The observed phenomenon was possibly attributed to the changed vertical electric field distribution and increased hole concentration in the SnO channel by the floating Ni capping layer. Our experimental results demonstrate that incorporating the floating Ni capping layer on the channel layer is an effective method for increasing the field-effect mobility in p-channel SnO TFTs.

Keywords: p-channel SnO; thin-film transistor; floating Ni capping layer; high mobility; bulk channel; percolation conduction

1. Introduction

Nowadays, oxide semiconductor-based thin-film transistors (TFTs) have gained significant attention as the backplane of various displays because of their merits including high mobility, good operational stability, low process temperature, and excellent uniformity [1–6]. However, most of oxide-TFT logic circuits were fabricated using only n-channel TFTs because the electrical properties of p-channel oxide TFTs are still much poorer than those of n-channel oxide TFTs [7–10]. Complementary logic circuits consisting of n- and p-channel transistors have advantages over n-channel logic ones in terms of static power consumption and noise immunity [11–15]; therefore, to use oxide TFTs in more diverse applications, it is crucial to improve the electrical properties of p-channel oxide TFTs. Up till date, various p-type oxide semiconductors of Cu_2O [16,17], CuO [18,19], NiO [20–22], doped ZnO [23], and SnO [24–26], have been studied as channel materials for p-channel oxide TFTs. Among these p-type channel materials, SnO has gained special attention; this is because the hybridization of the O 2p and Sn 5s orbitals in the valence-band edge form the pseudo-closed ns^2 orbitals in SnO , thereby providing an effective hole conduction path [27,28]. However, despite intensive research, most p-channel SnO TFTs reported thus far exhibit low field-effect mobilities (μ_{FEs}) of $\sim 1\text{--}3 \text{ cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$ [29–32], thus limiting the development of oxide TFT-based advanced electronic systems. In this study, we fabricated a high mobility p-channel SnO TFT with a μ_{FE} of $10.5 \text{ cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$ utilizing a floating Ni capping layer. Metal or metal-oxide-based floating capping layers have been frequently used to increase the μ_{FE} values of various n-channel oxide

TFTs [33–37]. However, no study has yet reported the effects of using a metal capping layer in p-channel oxide TFTs. As far as we know, the μ_{FE} of $10.5 \text{ cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$ is the highest value reported in p-channel SnO TFTs to date. Therefore, our experimental results are expected to be widely used in diverse fields requiring high-mobility p-channel oxide TFTs.

2. Experimental Procedure

Figure 1a,b shows the schematic structure and optical microscope image, respectively, of the p-channel SnO TFT with a floating Ni capping layer. The p-channel SnO TFTs were fabricated on thermal SiO₂ (40 nm)/highly doped n-type silicon wafer (resistivity < 0.005 $\Omega \cdot \text{cm}$), where the highly doped silicon wafer acted as the gate of the TFTs. A 16-nm-thick thin-film was formed using radio frequency (RF) magnetron sputtering with a Sn target (3-inch diameter, 99.999%) without substrate heating in an Ar/O₂ ambient (Ar/O₂ = 90 sccm/4 sccm) as a channel layer of the TFTs. The deposition pressure, wafer-to-target distance, and RF power were 3 mTorr, 140 mm, and 60 W, respectively. The thin film deposited on the SiO₂/n-type silicon wafer was then thermally treated at 180 °C in air ambient for 30 min by using a hot plate [38]. Subsequently, the source/drain electrodes were deposited with 100 nm thick indium-tin oxide (ITO) by using direct current magnetron sputtering; the 70 nm thick Ni floating capping layer was deposited using an e-beam evaporation system. Then, the fabricated devices were subjected to additional thermal treatment at 180 °C for 30 min in air. In this work, Ni was chosen as a material for a floating capping layer because of its high work function and an economical price. Finally, a SU-8 photoresist (thickness: 2 μm) was spin-coated as a passivation layer via the procedure described in our previous paper [39]. A lift-off process was applied to form every layer in this work. The structural properties of the tin oxide thin film were examined by X-ray diffraction (XRD, Rigaku, Tokyo, Japan) with CuK α radiation ($\lambda = 1.5418 \text{ \AA}$) at 40 kV and 200 mA. The chemical state and composition of the tin oxide thin film were evaluated by X-ray photoelectron spectroscopy (XPS, Thermo Fisher Scientific, East Grinstead, UK) with Al-K α source (1486.6 eV) having a 100 μm aperture diameter. The electrical properties of the fabricated SnO TFTs were characterized at room temperature inside the dark chamber using a semiconductor parameter analyzer (Agilent Technologies., Santa Clara, CA, USA).




Figure 1. (a) Schematic structure; and (b) optical microscope image of p-channel SnO TFT with floating Ni capping layer.

3. Results and Discussion

Figure 2a shows the XRD patterns of the thin film formed on the SiO₂/n-type silicon wafer. We can observe several diffraction peaks from the XRD characterization results, which implies that the thin film is polycrystalline. The XRD patterns in Figure 2a match with the (002), (101), (103), (110), (112), (200), and (211) planes of the tetragonal SnO phase (PDF card number 04-008-7670), which indicates that the

dominant phase of the deposited thin film is SnO. Figure 2b shows the XPS Sn $3d_{5/2}$ spectra of the deposited thin film. The XPS spectra were deconvoluted into three sub-peaks stemming from the oxidized states of Sn with 3 different oxidation numbers; here, the binding energies of the Sn⁰, Sn²⁺, and Sn⁴⁺ components were 484.8, 486.0, and 486.7 eV, respectively [40]. Figure 2c shows the relative peak area ratios of the Sn⁰, Sn²⁺, and Sn⁴⁺ components calculated from the XPS spectra of the tin oxide thin film in Figure 2b. The XPS characterization results show that the deposited thin film is composed of Sn (15.8%), SnO (78.9%), and SnO₂ (5.3%); however, Sn²⁺ and SnO are the dominant states/phases.




Figure 2. (a) XRD pattern; and (b) XPS Sn $3d_{5/2}$ spectra of tin oxide thin film. (c) Relative peak area ratio of Sn⁰, Sn²⁺, and Sn⁴⁺ components calculated from XPS spectra of tin oxide thin film.

The results in Figure 2c are consistent with the XRD characterization results in Figure 2a. Figure 3a,b compares the semi-logarithmic- and linear-scale transfer characteristics of the pristine SnO TFT with those of the SnO TFTs having different lengths of the floating Ni capping layer, respectively. Here, I_D , V_{GS} , and V_{DS} represent the drain current, gate-source voltage, and drain-source voltage, respectively. The width/length (W/L) ratio of the channel was $500 \mu\text{m}/700 \mu\text{m}$ in all TFTs and those of the floating Ni capping layer (W_C/L_C) were $700 \mu\text{m}/100 \mu\text{m}$, $700 \mu\text{m}/400 \mu\text{m}$, and $700 \mu\text{m}/600 \mu\text{m}$. Measurements were conducted at $V_{DS} = -1.0 \text{ V}$ for all TFTs. From the results in Figure 3, it is evident that the floating Ni capping layer enhances the μ_{FE} of the SnO TFT, and μ_{FE} increases significantly with an increase in L_C . Moreover, we can observe that the threshold voltage (V_{TH}) and turn-on voltage (V_{ON}) move slightly toward the positive direction in the SnO TFTs with the floating Ni capping layer compared to the pristine SnO TFT. Table 1 shows the electrical parameters calculated from the SnO TFTs with different L_C values. Here, V_{TH} was extracted from the intercept of the linearly extrapolated curve with the V_{GS} axis in Figure 3a and was calculated from the maximum value of the transconductance at $V_{DS} = -1.0 \text{ V}$ using the following equation:

$$\mu_{FE} = \frac{Lg_m}{WC_iV_{DS}} \quad (1)$$

where C_1 is the capacitance of the gate dielectric per unit area and g_m is the transconductance. V_{ON} is the value of V_{GS} at which I_D increases. The subthreshold swing (SS) was calculated using the subthreshold region data in Figure 3b based on the following equation:

$$SS = \frac{dV_{GS}}{d(\log I_D)} \quad (2)$$




Figure 3. Comparison of (a) semi-logarithmic and (b) linear scale transfer characteristics of pristine SnO TFT with those of SnO TFTs having different lengths of floating Ni capping layer.

Table 1. Electrical parameters measured for the pristine SnO TFT and SnO TFTs with different L_C values.

	w/o Ni Capping	$L_C = 100 \mu\text{m}$	$L_C = 400 \mu\text{m}$	$L_C = 600 \mu\text{m}$
μ_{FE} ($\text{cm}^2/\text{V}\cdot\text{s}$)	1.7	1.9	4.0	10.5
SS (V/decade)	3.1	2.9	2.8	2.5
V_{TH} (V)	5.2	5.4	5.8	6.1
V_{ON} (V)	12.5	12.6	12.9	13.2

The data in Table 1 show that the μ_{FE} of the SnO TFT increased from 1.7 to 10.5 $\text{cm}^2\cdot\text{V}^{-1}\cdot\text{s}^{-1}$ after incorporating the floating Ni capping layer with $L_C = 600 \mu\text{m}$. Figure 4 displays the output characteristics of the floating-Ni-capped SnO TFT ($L_C = 600 \mu\text{m}$); the output characteristics show a solid pinch-off and strong saturation behavior. Experimental results in Figures 3 and 4 demonstrate that incorporating of the floating Ni capping layer is an effective method for increasing the μ_{FE} value in p-channel SnO TFTs. Nevertheless, the physical mechanism responsible for the increase in μ_{FE} after forming the floating Ni capping layer in the p-channel SnO TFT is still controversial. The most plausible mechanism is the changed vertical electric field distribution inside the SnO channel by the floating Ni capping layer. We measured the work-function (Φ) of the deposited SnO thin-film as 4.68 eV using the Kelvin probe force microscopy method (Model: KP Technology SKP5050). Considering that Ni has Φ value (5.0–5.3 eV) higher than that of SnO [41,42], the back-surface potential of SnO changed such that the holes accumulated at the SnO-Ni interface. Figure 5a,b illustrates the band diagrams for pristine (without capping layer) and floating Ni capped SnO channels, respectively. In the pristine SnO TFT, the negative V_{GS} induces hole accumulation only at the front interface (SnO-SiO₂ interface). However, in the SnO TFT with the floating Ni capping layer, hole accumulation occurs at both front (SnO-SiO₂) and back (SnO-Ni) interfaces when the negative V_{GS} is applied to the gate electrode. Because the channel thickness of the fabricated SnO TFT is very low ($t_{\text{SnO}} = 16 \text{ nm}$), two channels can overlap and form the bulk channel [42]. When the holes move through the bulk channel, they can avoid scattering at the interface, and μ_{FE} can be increased. The increase

in μ_{FE} caused by the formation of the bulk channel is already reported in previous works for dual-gate IGZO (n-channel) [43] and SnO (p-channel) TFTs [44]. Another possible mechanism is the enhanced percolation conduction caused by the increased hole concentration in the SnO channel. The formation of hole accumulation layers by the floating Ni capping layer could have increased the hole concentration in SnO, which induced an increase in the percolation conduction probability and μ_{FE} value [45]. Studies have reported that the random distribution of Sn^{2+} ions modulates the electronic structure of SnO near the valence band maximum and form a potential barrier distribution with a width of a few tens of meV and a height of 0.10 eV [45]. Further studies need to be conducted to understand the exact physical mechanism responsible for the reported phenomenon in this work.




Figure 4. Output characteristic of fabricated p-channel SnO TFT with a floating Ni capping layer ($L_C = 600 \mu\text{m}$).




Figure 5. Illustration of band diagrams for (a) pristine and (b) floating-Ni-capped SnO channels under negative V_{GS} .

Figure 6a–c shows the linear scale transfer characteristics of the p-channel SnO TFTs with and without the floating Ni capping layer ($L_C = 600 \mu\text{m}$) obtained from devices having different t_{SnO} s of 16, 21, and 32 nm. The data show that μ_{FE} of the SnO TFT increases after forming the floating Ni capping layer in all devices; however, the degree of μ_{FE} enhancement decreases as the t_{SnO} increases. Figure 6d presents the ratios of the μ_{FE} extracted from the SnO TFT with the floating Ni capping layer ($L_C = 600 \mu\text{m}$) to that extracted from the SnO TFT without the capping layer in every TFT with different t_{SnO} s.

The results presented in Figure 6 show that the enhanced μ_{FE} in the SnO TFT with a floating Ni capping layer is not simply due to the additional conduction path formed by the capping layer, but are consistent with the possible physical mechanisms suggested in the above paragraph because decreases in channel thicknesses facilitate both the bulk channel formation and increase in the channel carrier concentration, through band bending at the back-surface in the TFTs.




Figure 6. Linear-scale transfer characteristics of p-channel SnO TFTs with and without floating Ni capping layer ($L_C = 600 \mu\text{m}$) measured from the devices having different channel thicknesses of: (a) 16 nm; (b) 21 nm; and (c) 32 nm. (d) Ratios of the μ_{FE} extracted from the SnO TFT with the floating Ni capping layer ($L_C = 600 \mu\text{m}$) to that extracted from the SnO TFT without the capping layer in every TFT with different channel thicknesses of 16, 21, and 32 nm. Here, $\mu_{FE_w/Ni}$ and $\mu_{FE_w/o Ni}$ represent μ_{FE} extracted from SnO TFT with and without floating Ni capping layer, respectively.

4. Conclusions

In this work, we studied the effects of incorporating a floating Ni capping layer on the electrical characteristics of p-channel SnO TFTs. The obtained results show that the floating Ni capping layer enhanced the μ_{FE} of the SnO TFT, and this enhancement became more significant with an increase in L_C and a decrease in t_{SnO} . Applying the floating Ni capping layer that almost covered the channel region ($L_C/L = 600/700 \mu\text{m}$) increased the μ_{FE} to a value as high as $10.5 \text{ cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$. Although the physical mechanism responsible for the reported phenomenon is still controversial, the formation of the bulk channel and increase in the percolation conduction probability are considered as possible mechanisms. We believe that our method can offer a simple and promising way to enhance the μ_{FE} of p-channel SnO TFTs.

Author Contributions: Conceptualization, M.-G.S. and H.-I.K.; experiment, M.-G.S., K.-H.B., H.-S.C., H.-S.J., and D.-H.K.; data analysis, M.-G.S. and H.-I.K., writing—original draft preparation, M.-G.S.; supervision, H.-I.K.; and writing—review and editing, H.-I.K. All authors have read and agreed to the published version of the manuscript.

Funding: This research was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MSIT) (No. 2019M3F3A1A03079821 and 2020R1A2B5B01001765) and in part by the Chung-Ang University Research Grant in 2019.

Conflicts of Interest: The authors declare no conflict of interest. The funders had no role in the design of the study; in the collection, analyses, or interpretation of data; in the writing of the manuscript, or in the decision to publish the results.

References

1. Nomura, K.; Ohta, H.; Takagi, A.; Kamiya, T.; Hirano, M.; Hosono, H. Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors. *Nature* **2004**, *432*, 488–492. [[CrossRef](#)]
2. Kamiya, T.; Nomura, K.; Hosono, H. Present status of amorphous In-Ga-Zn-O thin-film transistors. *Sci. Technol. Adv. Mater.* **2010**, *11*, 044305. [[CrossRef](#)] [[PubMed](#)]
3. Lee, S.Y.; Kim, D.H.; Chong, E.; Jeon, Y.W.; Kim, D.H. Effect of channel thickness on density of states in amorphous InGaZnO thin film transistor. *Appl. Phys. Lett.* **2011**, *98*, 122105-1–122105-3. [[CrossRef](#)]
4. Kwon, J.Y.; Jeong, J.K. Recent progress in high performance and reliable n-type transition metal oxide-based thin film transistors. *Semicond. Sci. Technol.* **2015**, *30*, 024002. [[CrossRef](#)]
5. Park, M.-J.; Yun, D.-J.; Ryu, M.-K.; Yang, J.-H.; Pi, J.-E.; Kwon, O.-S.; Kim, G.H.; Hwang, C.-S.; Bak, J.-Y.; Yoon, S.-M. Improvements in the bending performance and bias stability of flexible InGaZnO thin film transistors and optimum barrier structures for plastic poly(ethylene naphthalate) substrates. *J. Mater. Chem. C* **2015**, *3*, 4779–4786. [[CrossRef](#)]
6. Noviyana, I.; Lestari, A.D.; Putri, M.; Won, M.-S.; Bae, J.-S.; Heo, Y.-W.; Lee, H.Y. High mobility thin film transistors based on amorphous indium zinc tin oxide. *Materials* **2017**, *10*, 702. [[CrossRef](#)] [[PubMed](#)]
7. Tai, Y.-H.; Chou, L.-S.; Chiu, H.-L.; Chen, B.-C. Three-transistor AMOLED pixel circuit with threshold voltage compensation function using dual-gate IGZO TFT. *IEEE Electron. Device Lett.* **2012**, *33*, 393–395. [[CrossRef](#)]
8. Kim, Y.; Kim, Y.; Lee, H. A novel a-InGaZnO TFT pixel circuit for AMOLED display with the enhanced reliability and aperture ratio. *IEEE Electron. Device Lett.* **2013**, *10*, 80–83. [[CrossRef](#)]
9. Lin, C.-L.; Chen, P.-S.; Lai, P.-C.; Hsu, C.-C.; Chang, J.-H. Amorphous IGZO TFT-based pixel buffer to suppress blue-phase liquid crystal high-frequency effect. *IEEE Electron. Device Lett.* **2017**, *38*, 1673–1675. [[CrossRef](#)]
10. Chen, J.-W.; Hu, Y.-F.; Chen, Z.-J.; Zhou, L.; Wu, W.-J.; Zou, J.-H.; Xu, M.; Wang, L.; Peng, J.-B. A low-power gate driver integrated by IZO TFTs employing single negative power source. *Semicond. Sci. Technol.* **2018**, *33*, 065006. [[CrossRef](#)]
11. Nomura, K.; Aoki, T.; Nakamura, K.; Kamiya, T.; Nakanishi, T.; Hasegawa, T.; Kimura, M.; Kawase, T.; Hirano, M.; Hosono, H. Three-dimensionally stacked flexible integrated circuit: Amorphous oxide/polymer hybrid complementary inverter using n-type a-In-Ga-Zn-O and p-type poly-(9, 9-dioctylfluorene-co-bithiophene) thin-film transistors. *Appl. Phys. Lett.* **2010**, *96*, 263509. [[CrossRef](#)]
12. Nayak, P.K.; Caraveo-Frescas, J.A.; Wang, Z.; Hedhili, M.N.; Wang, Q.X.; Alshareef, H.N. Thin film complementary metal oxide semiconductor (CMOS) device using a single-step deposition of the channel layer. *Sci. Rep.* **2014**, *4*, 1–7. [[CrossRef](#)] [[PubMed](#)]
13. Zhang, J.; Yang, J.; He, J.-C.; Hsu, S.-M.; Lee, C.-C.; Su, D.-Y.; Tasi, F.-Y.; Cheng, I.-C. Flexible complementary oxide-semiconductor-based circuits employing n-Channel ZnO and p-Channel SnO thin-film transistors. *IEEE Electron. Device Lett.* **2016**, *37*, 46–49. [[CrossRef](#)]
14. Li, Y.; Zhang, J.; Yang, J.; Yuan, Y.; Hu, Z.; Lin, Z.; Song, A.; Xin, Q. Complementary Integrated Circuits Based on n-Type and p-Type Oxide Semiconductors for Applications Beyond Flat-Panel Displays. *IEEE Electron. Device Lett.* **2019**, *66*, 950–956. [[CrossRef](#)]
15. Zhang, J.; Yang, J.; Li, Y.; Wilson, J.; Ma, X.; Xin, Q.; Song, A. High performance complementary circuits based on p-SnO and n-IGZO thin film transistors. *Materials* **2017**, *10*, 319. [[CrossRef](#)] [[PubMed](#)]
16. Zou, X.; Fang, G.; Yuan, L.; Li, M.; Guan, W.; Zhao, X. Top-gate low-threshold voltage p-Cu₂O thin-film transistor grown on SiO₂/Si substrate using a high-k HfON gate dielectric. *IEEE Electron. Device Lett.* **2010**, *31*, 827–829. [[CrossRef](#)]
17. Yao, Z.Q.; Liu, S.L.; Zhang, L.; He, B.; Kumar, A.; Jiang, X.; Zhang, W.J.; Shao, G. Room temperature fabrication of p-channel Cu₂O thin-film transistors on flexible polyethylene terephthalate substrates. *Appl. Phys. Lett.* **2012**, *101*, 042114. [[CrossRef](#)]

18. Sung, S.-Y.; Kim, S.-Y.; Jo, K.-M.; Lee, J.-H.; Kim, J.-J.; Kim, S.-G.; Chai, K.-H.; Pearton, S.J.; Norton, D.P.; Heo, Y.-W. Fabrication of p-channel thin-film transistors using CuO active layers deposited at low temperature. *Appl. Phys. Lett.* **2010**, *97*, 222109. [[CrossRef](#)]
19. Maeng, W.; Lee, S.-H.; Kwon, J.-D.; Park, J.; Park, J.-S. Atomic layer deposited p-type copper oxide thin films and the associated thin film transistor properties. *Ceram. Int.* **2016**, *42*, 5517–5522. [[CrossRef](#)]
20. Liu, A.; Liu, G.; Zhu, H.; Shin, B.; Fortunato, E.; Martins, R.; Shan, F. Hole mobility modulation of solution-processed nickel oxide thin-film transistor based on high-k dielectric. *Appl. Phys. Lett.* **2016**, *108*, 233506. [[CrossRef](#)]
21. Lee, C.-T.; Chen, C.-C.; Lee, H.-Y. Three dimensional-stacked complementary thin-film transistors using n-type Al:ZnO and p-type NiO thin-film transistors. *Sci. Rep.* **2018**, *8*, 3968. [[CrossRef](#)]
22. Lin, T.; Li, X.; Jang, J. High performance p-type NiOx thin-film transistor by Sn doping. *Appl. Phys. Lett.* **2016**, *108*, 233503. [[CrossRef](#)]
23. Lee, C.-T.; Lin, Y.-H. P-type ZnO thin-film transistors and passivation using photoelectrochemical oxidation method. *Appl. Phys. Exp.* **2014**, *7*, 076502-1–076502-3. [[CrossRef](#)]
24. Hsu, P.-C.; Chen, W.-C.; Tasi, Y.-T.; Tsai, Y.-T.; Kung, Y.-C.; Chang, C.-H.; Hsu, C.-J.; Wu, C.-C.; Hsieh, H.-H. Fabrication of p-Type SnO thin-film transistors by sputtering with practical metal electrodes. *Jpn. J. Appl. Phys.* **2013**, *52*, 05DC07. [[CrossRef](#)]
25. Caraveo-Frescas, J.A.; Nayak, P.K.; Al-Jawhari, H.A.; Granato, D.B.; Schwingenschlögl, U.; Alshareef, H.N. Record mobility in transparent p-type tin monoxide films and devices by phase engineering. *ACS Nano* **2013**, *77*, 5160–5167. [[CrossRef](#)] [[PubMed](#)]
26. Kim, J.-Y.; Bae, B.; Yun, E.-J. Effects of Post-Annealing on the Electrical Properties of Sputter-Deposited SnO Thin-Film Transistors. *Sci. Adv. Mater.* **2016**, *8*, 272–277. [[CrossRef](#)]
27. Ogo, Y.; Hiramatsu, H.; Nomura, K.; Yanagi, H.; Kamiya, T.; Hirano, M.; Hosono, H. p-channel thin-film transistor using p-type oxide semiconductor, SnO. *Appl. Phys. Lett.* **2008**, *93*, 032113. [[CrossRef](#)]
28. Hwang, S.; Kim, Y.Y.; Lee, J.H.; Seo, D.K.; Lee, J.Y.; Cho, H.K. Irregular electrical conduction types in tin oxide thin films induced by nanoscale phase separation. *J. Am. Ceram. Soc.* **2011**, *95*, 324–327. [[CrossRef](#)]
29. Ogo, Y.; Hiramatsu, H.; Nomura, K.; Yanagi, H.; Kamiya, T.; Kimura, M.; Hirano, M.; Hosono, H. Tin monoxide as an s-orbital-based p-type oxide semiconductor: Electronic structures and TFT application. *Phys. Status Solid. A* **2009**, *206*, 2187–2191. [[CrossRef](#)]
30. Bae, S.-D.; Kwon, S.-H.; Jeong, H.-S.; Kwon, H.-I. Demonstration of high-performance p-type tin oxide thin-film transistors using argon plasma surface treatments. *Semicond. Sci. Technol.* **2017**, *32*, 075006. [[CrossRef](#)]
31. Azmi, A.; Lee, J.; Gim, T.J.; Choi, R.; Jeong, J.K. Performance Improvement of p-Channel Tin Monoxide Transistors with a Solution-Processed Zirconium Oxide Gate Dielectric. *IEEE Electron. Device Lett.* **2017**, *38*, 1543–1546. [[CrossRef](#)]
32. Qu, Y.; Yang, J.; Li, Y.; Zhang, J.; Wang, Q.; Song, A.; Xin, Q. Organic and inorganic passivation of p-type SnO thin-film transistors with different active layer thicknesses. *Semicond. Sci. Technol.* **2018**, *33*, 075001. [[CrossRef](#)]
33. Zan, H.-W.; Chen, W.-T.; Yeh, C.-C.; Hsueh, H.-W.; Tasi, C.-C.; Meng, H.-F. Dual gate indium-gallium-zinc-oxide thin film transistor with an unisolated floating metal gate for threshold voltage modulation and mobility enhancement. *Appl. Phys. Lett.* **2011**, *98*, 153506. [[CrossRef](#)]
34. Zan, H.-W.; Yeh, C.-C.; Meng, H.-F.; Tasi, C.-C.; Chen, L.-H. Achieving High Field-Effect Mobility in Amorphous Indium-Gallium-Zinc Oxide by Capping a Strong Reduction Layer. *Adv. Mater.* **2012**, *24*, 3509–3514. [[CrossRef](#)] [[PubMed](#)]
35. Kim, K.T.; Kim, J.; Kim, Y.-H.; Park, S.K. In-Situ Metallic Oxide Capping for High Mobility Solution-Processed Metal Oxide TFTs. *IEEE Electron. Device Lett.* **2014**, *35*, 850–852. [[CrossRef](#)]
36. Choi, J.Y.; Kim, S.; Kim, D.H.; Lee, S.Y. Role of metal capping layer on highly enhanced electrical performance of In-free Si-Zn-Sn-O thin film transistor. *Thin Solid Films* **2015**, *594*, 293–298. [[CrossRef](#)]
37. Lee, B.H.; Sohn, A.; Kim, S.; Lee, S.Y. Mechanism of carrier controllability with metal capping layer on amorphous oxide SiZnSnO semiconductor. *Sci. Rep.* **2019**, *9*, 886. [[CrossRef](#)]

38. Cho, I.T.; Myeonghun, U.; Song, S.H.; Lee, J.H.; Kwon, H.I. Effects of air-annealing on the electrical properties of p-type tin monoxide thin-film transistors. *Semicond. Sci. Technol.* **2014**, *29*, 045001. [[CrossRef](#)]
39. Han, Y.-J.; Choi, Y.-J.; Cho, I.-T.; Jin, S.H.; Lee, J.-H.; Kwon, H.-I. Improvement of Long-Term Durability and Bias Stress Stability in p-Type SnO Thin-Film Transistors Using a SU-8 Passivation Layer. *IEEE Electron. Device Lett.* **2014**, *35*, 1260–1262. [[CrossRef](#)]
40. Jiang, Y.-H.; Chiu, I.-C.; Kao, P.-K.; He, J.-C.; Wu, Y.-H.; Yang, Y.-J.; Hsu, C.-C.; Cheng, I.-C.; Chen, J.-Z. Influence of rapid-thermal-annealing temperature on properties of rf-sputtered SnO_x thin films. *Appl. Surf. Sci.* **2015**, *327*, 358–363. [[CrossRef](#)]
41. Bozso, F.; Arias, J.M.; Hanrahan, C.P.; Yates, J.T., Jr.; Metiu, H.; Martin, R.M. A surface penning ionization study of NH₃ on Ni (111). *Surf. Sci.* **1984**, *138*, 488–504. [[CrossRef](#)]
42. Park, S.; Colombo, L.; Nishi, Y.; Cho, K. Ab initio study of metal gate electrode work function. *Appl. Phys. Lett.* **2005**, *86*, 073118. [[CrossRef](#)]
43. Xu, Y.; Liu, C.; Amegadez, P.S.K.; Ryu, G.-S.; Wei, H.; Balestra, F.; Ghibaudo, G.; Noh, Y.-Y. On the origin of improved charge transport in double-gate In-Ga-Zn-O thin-film transistors: A low-frequency noise perspective. *IEEE Electron. Device Lett.* **2015**, *36*, 1040–1043. [[CrossRef](#)]
44. Zhong, C.-W.; Lin, H.-C.; Liu, K.-C.; Huang, T.-Y. Improving electrical performances of p-type SnO thin-film transistors using double-gated structure. *IEEE Electron. Device Lett.* **2015**, *36*, 1053–1055. [[CrossRef](#)]
45. Qiang, L.; Liu, W.; Pei, Y.; Wang, G.; Yao, R. Trap states extraction of p-channel SnO thin-film transistors based on percolation and multiple trapping carrier conduction. *Solid-State Electron.* **2017**, *129*, 163–167. [[CrossRef](#)]



© 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).