# scientific reports



# OPEN

# A comprehensive review of multilevel inverters, modulation, and control for grid-interfaced solar PV systems

Bhupender Sharma¹, Saibal Manna¹, Vivek Saxena¹, Praveen Kumar Raghuvanshi¹, Mohammed H. Alsharif²⊠ & Mun-Kyeom Kim³⊠

With the significant development in photovoltaic (PV) systems, focus has been placed on inexpensive, efficient, and innovative power converter solutions, leading to a high diversity within power converters and new system configurations for grid-connected PV (GCPV) systems. During the last decade, multilevel inverter (MLI) designs have gained popularity in GCPV applications. This article provides a wide-ranging investigation of the common MLI topology in contrast to other existing MLI topologies for PV applications. Furthermore, the various modulation techniques used in MLI switching are elucidated and contrasted. The modulation strategies are reviewed with particular regard to their comparative suitability for the modulation of MLIs for PV applications. This article also provides a comparative analysis of available MLI control techniques and controllers for GCPV applications in recent times.

In recent times, the effective utilization of alternative energy sources, like solar, hydro, wind, and biogas energy, has seen a significant upsurge in fulfilling the growing energy requirements and mitigating the environmental impact associated with conventional energy generation. Solar energy, abundant and environmentally friendly, has been effectively used in both independent and grid-connected applications, establishing it as one of the top choices among renewable energy sources (RES). With more research being done on PV energy production methods and the price of PV panels going down, solar energy can be used for useful things like lighting and warmth that are driven by the sun, solar power plants that are tied to the grid, and home uses. Solar energy has had a notable increase in usage for power generation in off-grid and grid-connected industrial and residential sectors in recent<sup>1–3</sup>. Increases in electricity demand, technological advancements, a more favorable policy and regulatory framework, and growing environmental concerns have all contributed to a dramatic increase in PV's use for low-cost electricity generation in the past decade<sup>4</sup>. Whether PV is used in an islanding or grid-connected configuration, it has become an area of interest for academic research.

A power converter is crucial in the process of solar PV power conversion since it converts power generated from PV system into the required form. The PV system generates output in terms of DC voltage, which is intrinsically unstable and and may result in power quality issues. These concerns include voltage surges, flickers, sags and swells, outages, frequency deviations, unbalanced dc-link voltages, low power factor and electrical noise in its electricity generation PV applications<sup>5–7</sup>. These power quality problems troublesome for the operation of many sensitive types of equipment and other electric loads so need to be compensated and kept as per grid standards. To minimize the current and voltage harmonics generally shunt passive tuned LC filters, active power and high pass filters are utilized while power capacitors are deployed to improve the system's power factor. However, these conventional approaches have the drawbacks of fixed compensation, high cost, size, complexity and and the potential to induce resonance phenomena.

Efficient power electronic converters are necessary to address these power quality challenges<sup>8</sup>. Conventional two-level inverters have many drawbacks, including higher THD, significant switching losses, and high voltage stress on semiconductor switches within inverter. As a consequence, they are primarily utilized in medium power and low-voltage grid-connected applications. The existence of these disadvantages led to the development of the MLI idea<sup>9,10</sup>.

<sup>1</sup>Department of Electrical and Electronics Engineering, ABES Engineering College, Ghaziabad, UP, India. <sup>2</sup>Department of Electrical Engineering, College of Electronics and Information Engineering, Sejong University, 209 Neungdong-ro, Gwangjin-gu, Seoul 05006, Korea. <sup>3</sup>School of Energy System Engineering, Chung-Ang University, 84 Heukseok-ro, Dongjak-gu, Seoul 06974, Republic of Korea. <sup>™</sup>email: malsharif@sejong.ac.kr; mkim@cau.ac.kr

MLI firstly came into existence in 1975 and found suitable in high voltage utility grid. The so-called "Multilevel" begins with a three-level structure. The primary objective of the MLI general structure is to produce a sinusoidal output voltage by utilizing various voltage levels, often derived from capacitor voltages. The MLI can synthesize the higher output voltage even by employing the power devices of lower voltage rating. Furthermore, MLI structures enable the achievement of higher voltages while minimizing harmonic distortion, all without the need for transformers<sup>11,12</sup>. The multilevel waveform requires less passive filters. In comparison to a simple two-level inverter, MLI topologies have become popular because of their enhanced functionality, increased voltage tolerance, reduced voltage stress on the switches, practically sinusoidal voltage output form, and better harmonic spectra<sup>10,13–15</sup>. Hence, multilevel inverter (MLI) designs have gained popularity for GCPV applications during the last decade. In addition to conventional topologies some new and different MLI topologies such as hybrid, RDC, T-type, active-NPC, asymmetric and modular MLI can also use for grid-integrated PV applications<sup>14,16–18</sup>. In recent hybrid and RDC-MLIs are designed with a minimal number of elements, modular structure, high fault tolerance ability and transformer-less operation as well as non-initialization of the capacitor voltages that makes suits for HPFC and other custom PV power applications<sup>19–22</sup>.

However, with the use of MLI there are some limitations like requirement of large no. of switching devices and complex switching strategies which are present in popular traditional topologies such as NPC or diode clamped, CHB, and FC that results in reduce reliability and sometime stability problems in grid- integrated applications. To address these problems, control mechanisms and measures are required for it when it is used with grid-integrated PV applications. Many developed control techniques by the researchers in recent times are compared<sup>23–36</sup>. Choosing the right triggering of semiconductor switches is an integral part of the MLI's process, It intends to produce an output voltage waveform with a sinusoidal shape across multiple stages. So suitable modulation schemes are required for efficient operation of MLI and keeping power quality of injected current and voltage as per grid standards and thus the study of modulation techniques becomes very important for researchers<sup>16,37–39</sup>. Many modulation techniques used for grid-integrated operation of PV are available in literatures. SVM, PWM, and SHE frequently used modulation approaches<sup>26,37,40–47</sup>. A comparison of available modulation techniques for PV applications perspective is also discussed in the present work.

This article provides novel contributions by giving a wide-ranging investigation of the common MLI topology in contrast to other existing Hybrid and RDC MLI topologies, particularly for PV applications. This article also provides a comparative analysis of recently published modulation strategies, MLI control techniques and controllers for GCPV applications. So, with the help of this study and by choosing a suitable MLI, modulation strategy and control approach can address several issues in GCPV systems.

#### Multilevel inverter (MLI) topologies for GCPV application

MLI topologies have gained popularity in the last decade and their adaptation in the GCPV operations are gradually increasing. MLI synthesize a sinusoidal voltage by using a no. of voltages level and results in a staircase waveform that approaches the sinusoidal waveform with least THD. Fundamentally, the synthesized output is dividing by splitting the dc-link voltage into a number of sections, with the purpose of every inverter phase leg may switch between several voltage levels. The MLI can synthesize the higher voltage even by employing the power devices of lower voltage ratings. MLI topologies have gained popularity in the power sector because to their favorable characteristics, such as increased voltage handling capacity, virtually perfect output voltage waveform with improved harmonic spectra, and reduced stress on switches in terms of  $\frac{dV}{dt}$ .

MLI topologies may be categorized according to factors such as modularity, structure, complexity, switches used, cost factor, level generation, switching losses, and total voltage blocking capability. However, in this study the MLI classification has been established on the quantity and configuration of used DC sources (PV) and their arrangements for the grid-integrated operations<sup>16</sup>.

The NPC, CHB and FC are the commonly used MLI topologies for grid-tied PV applications. Also some new and different MLI topologies such as hybrid, RDC, T-type, and active NPC, asymmetric and modular MLI for this type of applications is developed recently<sup>48</sup>. This detailed classification is presented in Fig. 1.

Because of its compact size, modular design, few parts compared to other classical topologies, and ability to achieve high or medium power levels with low voltage rated switches, The CHB architecture is widely recognized as the most favored MLI configuration for GCPV systems<sup>49</sup>. Even though there exist many different MLI topologies, in this section only conventional important topologies NPC, FC, CHB along with T-type, active-NPC and hybrid MLI are explained in detail.

#### Neutral point clamped (NPC)-MLI

It is recognized as a first actual MLI which has been proposed in 1980's is the foundation of new MLI topologies. To achieve an infinite range of output voltage levels, this MLI is powered by only a single dc source (PV). This topology utilises clamping diodes and hence termed as DC-MLI<sup>48</sup>. The diodes that are linked across the dc-link capacitors are known as clamping diodes<sup>9</sup>. The neutral point is located in the center of the DC bus. The clamping diodes ensure that the switches can handle a maximum blocking voltage, which is equivalent to the voltage across one capacitor ( $V_{dc}/4$ ), under steady circumstances. Due to the presence of symmetry, only one inverter leg of a three-phase five-level NPC-MLI for GCPV application is displayed in Fig. 2(a).

The five-level NPC-MLI is having eight switches  $(T_1, T_2, \dots T_8)$  and four dc-link capacitors. The total dc voltage  $(V_{dc})$  is generally obtained from used RES with boost converter configuration. The switches  $(T_1, T_2, T_3 and T_4)$  are utilized to get positive levels  $(\frac{V_{dc}}{4}, \frac{V_{dc}}{2})$  in output voltage. Conversely, the  $(T_5, T_6, T_7 & T_8)$  switches are used to acquire negative levels  $(-\frac{V_{dc}}{4}, -\frac{V_{dc}}{2})$ . The  $(T_3, T_4, T_5 and T_6)$  switches are switched on to get the zero-voltage level. This topology is useful for three and five level MLI operation as its arrangement is simple, more efficient, requires simple control scheme and also it is having the advantage of using only single voltage source to get numerous voltage levels and lower THD output voltage waveform is attained that results in less use of bulky




Fig. 1. MLI categorization according to the quantity of DC sources utilized.

filters. The NPC-MLI founds it application in medium voltage industrial drive and low frequency applications. However, NPC-MLI having some major drawbacks that makes this topology unattractive for higher voltage levels like necessity of large no. of dc-link capacitors and clamping diodes, different reverse voltage blocking for clamping diodes, difficulty in balancing of dc-link capacitors and lack in modularity.

# Flying capacitor (FC)-MLI

This structure comes into existence in the year of 1992. FC-MLI topology is quite alike to DC-MLI; instead of using clamping diodes, floating capacitors are used as the only distinction. FC-MLI has a switching robustness within a phase, which may be used to equalize the FC voltages and evenly distribute the losses incurred during switching and conduction of switches<sup>46,47</sup>. The circuit configuration of a five-level FCMLC for GCPV application is shown in Fig. 2 (b).

This MLI employs a single dc source (RES) to achieve a multitude of voltage levels in the output. This structure having several advantages like modularity in structure, huge number of capacitors enhances the ride-through capabilities in the event of a power interruption, the switching state redundancy provides more flexibility for the design of the switching pattern and natural balancing of capacitor voltages. However, for having some disadvantages of requirement of many bulky storage capacitors for high voltage levels, difficult to package, more expensive, complex control circuitry and capacitors voltages have to be pre-charged at start up to a value, which are close to their nominal values.

# Cascaded H-Bridge (CHB)-MLI

The CHB configuration is the most favored option for high and medium voltage PV applications among all MLI configurations. This structure showed up first in 1988, developed during the 1990s and increased more consideration after 1997<sup>48</sup>. The construction of this system relies on connecting in series a specific number of isolated DC power supplies with single-phase H-bridge inverters. The system comprises of 2(m-1) &  $\frac{m-1}{2}$  power switches and dc voltage sources (PV) respectively to achieve an output waveform with 'm' voltage levels. The number of levels, represented as 'm', is directly related to the number of isolated HBC, according to formula (m=2n+1). Compared to NPC and FC MLI, this architecture requires fewer components due to the absence of capacitors and clamped diodes.

Figure 2 (c) illustrates a GC PV application using a single-phase five-level CHB-MLI. As displayed in diagram CHB-MLI consists of two isolated PV sources, which are connected to individual HBC through individual dclinks. Through the use of these two HBC output voltages, it is possible to accomplish the desired output voltage, hence makes it more suitable and flexible for any type of RES. Its compact and modular structure for any number of voltage level also makes it use more preferable in high power transformer less industrial applications. The simplicity and flexibility in inverter design of this topology allow for easy expansion to higher levels. However, the deployment of this structure is constrained in certain scenarios because of the necessity for numerous separate DC sources.

Multiple voltage source CHB-MLI depending upon the equality of dc sources classified as:




Fig. 2. Conventional MLI Topologies.

- 1. Symmetric CHB-MLI or CHB-MLI with equal dc sources
- 2. Asymmetric CHB-MLI or CHB-MLI with unequal dc sources

# (a) CHB-MLI with equal dc sources.

As the name suggests, CHB-MLI is characterized as symmetric or unary considering isolated DC sources have identical voltage levels. In Fig. 2 (c) if the values of voltages  $V_{dc1}$  and  $V_{dc2}$  obtained from respective isolated PV arrays are equal it is called as symmetric CHB-MLI with multiple dc source. This configuration found very few utilization or implementation for energy conversion in grid-tied RES applications. As it is not compulsory that environmental conditions and nature of source for a particular PV array remain to be same. However, if identical similar rating PV under similar environmental conditions are assumed for each HBC, the issue of balancing the dc-link capacitors is not present in this particular configuration.

## (b) CHB-MLI with unequal dc sources.

The multiple dc source voltages obtained from respective PV in the previous section are identical in nature. However, in actual, the environmental conditions like solar irradiation may be different. In PV system, this variation in solar irradiation conditions may be due to presence of partial shading, PV panel rating mismatching, cell fractures, dust and soiling, bubble formation, corrosion, bond deterioration, and variations in ambient variables including temperature and pressure. Because of these conditions, different voltages are obtained from used PV arrays, and supplied to respective individual connected HBC of used CHB-MLI. Hence, the voltage

values are unequal for MLI in nature. For example in Fig. 2 (c) if the values of voltages  $V_{dc1}$  and  $V_{dc2}$  are not equal, CHB-MLI in this type of application called as asymmetric inverter. The structure is displayed in Fig. 2 (c) which is made up of two single-phase HBCs linked in series. This configuration is capable of producing five output voltage levels. However, by using two distinct switching patterns that correspond to various combinations of the HBC output voltages, the same topology may create seven output voltage levels. By appropriately regulating the switches of each HBC, it is possible to get an output voltage with seven distinct values. However, if unequal voltage rating isolated PV are assumed for multiple HBC, the issue of dc-link capacitor balancing is present in this type of structure. In addition, modularity in structure lost, switching scheme becomes difficult and also the power quality control by using control techniques becomes complex. As a result, used for limited industrial applications. Hence, these above stated problems are need to be deal in an efficient way for the proper utilization of such type of MLI in distinct applications.

#### Hybrid-MLI

Recently, many combinations of various distinct MLI topologies have been designed by extracting their advantages, resulting in growth of new and more efficient structures of MLI topologies called hybrid MLI. Although these hybrid MLIs having various advantages, but some drawbacks like control complexity and less modular structure are also evident. Some examples of hybrid MLI topologies are reported in 16,17,33,50–57. The suggested MLI shown in Fig. 3(a) 58 integrates a T-Type inverter with an H-Bridge module composed of subswitches. This study includes the design and modeling of the proposed RDC-MLI utilizing the staircase PWM technique, which was evaluated with various combinations of loads and showed stability under nonlinear loads, making it very appropriate for FACTS and GC-MLI applications. Also, Fig. 3 (b) and (c) show two hybrid-MLI topologies.

#### **Active NPC-MLI**

NPC is a conventional and well known MLI topology for RES applications. However, it has voltage unbalance problem among the capacitors and additional hardware is required for voltage balancing. Another issue with NPC is that semiconductor devices have an uneven distribution of losses<sup>59</sup>. To keep equal distribution the active-NPC is proposed and this topology serve as an alternative of NPC-MLI. Due to equal loss distribution among switches, this MLI topology is very attractive in PV applications. However, this topology requires passive filters to keep harmonic content in output within prescribed limits. Figure 3(d) displays a five-level ANPC-MLI for GCPV. A 9-level RDC ANPC MLI is proposed in<sup>60</sup> which is an upgrade to the conventional 5-level ANPC MLI.

#### T-Type-MLI

This MLI consists of a T-type leg and a standard two-level leg. Figure 3(e) represents the circuit of a a grid-connected RES application using a single-phase five-level transformer-less T-type MLI $^{61}$ . The T<sub>1</sub> and T<sub>3</sub> switches on each leg of a T-type MLI are linked to dc-link at leg's midpoint via a bidirectional switch. This topology is asymmetrical in nature.

#### Modular cascaded-MLI


The single-phase modular cascaded MLI for grid-connected RES<sup>62,63</sup> is represented in Fig. 3 (f). The MLI comprises several sub-modules (SM). All of SMs are equivalent to half-bridges, and they are all linked to the RES. It also consists of an inductor and a resistor in both arms of inverter. This MLI is most suitable for high voltage applications.

# Reduced device count (RDC) -MLI

For RES<sup>22</sup>, presents RDC-MLI topology as shown in Fig. 3(g). With the use of 10 power switches, this layout can effectively control a total of 25 voltage levels from two separate DC sources. Furthermore, this topology is used to suggest two generalized MLI setups that provide more design flexibility. The lower component count compared to other existing MLI topologies is an advantage of the proposed technique. An enhanced asymmetrical MLI featuring 15 output voltage levels is shown in Fig. 3(h)<sup>64</sup>. The topology features fewer switches, is costeffective, and improved reliability compared to newly introduced topologies with same voltage levels. Three distinct extensions of the proposed circuit also presented. For solar PV power conversion systems, the research in<sup>65</sup> suggests a new MLI topology called Dual-Source MLI (DSMLI) that uses fewer power switches shown in Fig. 3(i). No cascade is necessary for its operation in either symmetric or asymmetric modes. Consequently, fewer switching components are needed to generate multiple levels of the voltage waveform for the staircase. To drive high voltage levels with few switches in tandem with traditional topologies<sup>66</sup>, presents a novel asymmetric operating structure in Fig. 3(j). 10 distinct algorithms for calculating voltage magnitude are evaluated for their efficacy, and a multicarrier PWM approach controls the complexity of the suggested topology. A novel transformer-less step-up switched capacitor topology is presented in Fig. 3(k)67. This topology employs twelve switches to generate nine distinct voltage levels. Most notably, the suggested topology has zero leakage current, boost capability, lower voltage stressors, and the fewest switching components. Also, there's no need for an additional circuit to accomplish capacitor self-balancing because the capacitors already have such qualities. Some other RDC-MLI topologies are documented in<sup>68–71</sup>.

#### Comparative evaluation of MLI

The choice of individual inverter topologies as a HPFC in PV applications depends on their performance, cost, size and implementation factors. Table 1 gives the comparison of power component required per phase-leg for the above-discussed MLI topologies. From Table 1, it is evident that the CHB-MLI demonstrates the lowest need for power components.



**Fig. 3**. (a) Hybrid T-Type inverter with an H-Bridge<sup>58</sup>(b) NPC-HB hybrid MLI<sup>56</sup>, Fig. 3(c) Symmetrical Hybrid MLI<sup>57</sup>(e) Five-level transformer-less T-type MLI for grid-connected RES<sup>61</sup>(d) Five-level ANPC-MLI for grid-connected RES<sup>60</sup>(f) Single-phase modular cascaded MLI for grid-connected RES<sup>62</sup>(g)-(k) RDC-MLI topologies<sup>22,64-67</sup>.

Table 2 gives the MLI topologies comparison based on their implementation factors. Even though FC-MLI have a natural capacitor voltage balancing operation and modular structure, but its application as a HPFC and in PV applications is restricted owed to the necessity of a substantial quantity of capacitors and their initialization process (pre-charge). Alternatively, the CHB-MLI and DC-MLI topologies appears to be most appropriate for

MLI topology for (m-voltage levels)	Anti-parallel diodes	Main switches	DC-link capacitor	Clam-ping diodes	Isolated dc sources	Floating capacitors
DC-MLI [9]	2(m-1)	2(m-1)	(m-1)	(m-1)× (m-2)	1	0
FC-MLI [9]	2(m-1)	2(m-1)	(m-1) 0		1	((m-1)× (m-2))/2
Active-NPC [61]	m/2	m/2	2	0	1	(m-3)/2
T-type MLI [73]	((m-1)× (m-2))/2	((m-1)× (m-2))/2	(m-3)	(m-3)	1	0
CHB-MLI [21,74]	2(m-1)	2(m-1)	(m-1)/2	0	(m-1)/2	0
NPC-HB hybrid MLI [57]	2(m-1)	2(m-1)	(m-1)/2	(m-1)/2	(m-1)/4	(m-1)/4
Symmetrical Hybrid MLI [58]	2(m-1)	2(m-1)	(m-1)/2	0	(m-1)/2	0
Cascaded hybridized RDC-MLI [75]	(m+1)	(m + 1)	(m-1)/2	(m-1)	(m-1)/4	0
Improved PWMSVS-MLI [76]	M	m	0	m	(m-1)/2	(m-1)/4

Table 1. Multilevel converter topologies for PV applications.

	Inverter topology					
Implementation factor	DC-MLI	FC-MLI	CHB-MLI	Hybrid- MLI	ANPC-MLI	
Particular specifications	Clamping diodes	Floating capacitors	Isolated DC sources	Dependent on proposed topology	ANPC DC- Link capacitors	
Modularity	Low	High	Very high	Low	Low	
Complexity associated with the design and execution	Low	Medium	Least (with transformer-less applications)	High	High	
DC source requirement	Single dc source	Single dc source	Single or multiple dc source	Single or multiple dc source	Single	
Issues related to control	Voltage balancing	Voltage setup	Power sharing, voltage balancing	Power switching and voltage balancing	Active voltage balancing control	
Fault tolerance	Difficult	Easy	Easy	Difficult	Easy	
Cost	Low (3-level), High (>=4-level).	Medium (3 level), High (>=4 level).	Very low (transformer-less applications), High (with transformer applications).	Dependent upon proposed topology	Medium	

Table 2. MLI topologies comparison based on their implementation factors.

HPFC in PV applications. However, the concerns of capacitor voltage unbalance at large number of levels is to be considered. DC-MLI requires a significant quantity of clamping diodes and dc-link capacitors.

The requirement of least number of components, high fault tolerance ability, modular structure and transformer-less operation as well as non-initialization of the capacitor voltages makes CHB-MLI suits for HPFC and other custom PV power applications. However, the unbalance of dc-link voltages must be considered while operated in PV applications. If the stability of the dc-link voltages is no longer guaranteed, a group of switching devices experiences a higher voltage across their terminals and extra distortion may also takes place in the injected voltages and currents. Therefore, the prime issue in devising the control schemes for CHB-MLI should be to minimize the harmonic content in injected grid current while simultaneously maintaining instantaneous dc-link capacitor voltage balancing.

# Modulation techniques for grid-connected MLI

To produce a staircase-like output voltage with several levels, considerable quantity of power switches are necessary in a MLI. To minimize THD and power quality in output waveform, the duration and sequence to operate these switches plays very important role. So suitable modulation schemes are required for efficient operation of MLI and keeping power quality of injected voltage and current as per grid standards<sup>16,37,38</sup>. Many modulation strategies used for grid-integrate operation of MLI in RECS. The Fig. 4 shows the modulation techniques that are available in literatures.

The PWM, SVM and SHE are the most commonly used modulation techniques<sup>37,40–43</sup>. As the power dissipation across the switches is the main concern in MLI based high power grid-tied PV application, so to enhance the efficiency of MLI the multicarrier sinusoidal PWM schemes are primarily used. Here, the discussion is confide to only on the switching techniques, which are suitable for grid-connected CHB-MLI for PV applications.

# Fundamental switching frequency modulation approaches (a) Selective Harmonic Elimination (SHE):

SHE-PWM was developed to reduce lower order harmonics and minimize THD of inverter output voltage waveform. The output waveform was previously modified by adding unknown switching angles and zeroing them. Subsequently, the Fourier series method was used to depict output voltage waveform and eliminate the undesired harmonic elements, while maintaining fundamental component at the same level as reference




Fig. 4. Modulation techniques for grid-connected MLI.




Fig. 5. Nearest Level control (NLC).

value. This technique is attractive for high-power converters with three levels and a low switching frequency. This approach exhibits reduced losses in switching and interference from electromagnetic waves compared to SPWM, since to its lower switching frequency. SHE-PWM struggles to solve nonlinear transcendental equations with trigonometric terms that have many solutions and need lookup tables.

#### (b) Nearest Level control (NLC).

This approach involves comparing the sinusoidal reference with the MLI output voltage to determine the optimal voltage level. Figure 5 depicts the few stages of NLC required to produce the output voltage waveform. NLC is well-suited for high-power inverters since it simplifies finding the voltage level closest to the load, improves the output voltage quality and reduces load current ripple.

# High switching frequency modulation techniques

LS-PWM and PS-PWM are two types of carrier-based multilevel PWM methods<sup>75</sup>. Both of these carriers based PWM schemes used for MLI are explained as follows:

#### (a) Phase-shifted PWM (PSPWM).

Within this technique, (m-1) triangular carrier signals (CS) with identical frequency and amplitude are evenly phase shifted across a single switching period. Two nearest CS's phase shifts ( $\Phi cr$ ) are calculated by applying Eq. (1):

$$\Phi_{cr} = 360^{\circ} / (m - 1) \tag{1}$$

The sinusoidal modulating signals frequency and amplitude are adjustable in nature. The amplitude modulation index  $(m_a)$  in this method allows for control over the inverter's fundamental-frequency component of output voltage. It is calculated using the formula  $(m_a = V_m/V_{cr})$ .  $V_m$  and  $V_{cr}$  represents peak value of modulating and carrier voltage signal respectively. Gate signals for the power switches are produced by assessing modulating signals with phase-shifted CS. Both the upper and lower switches of HBCs are active when the modulating signal is greater than CS.

Figure 6 (a). shows the PSPWM scheme principle for a five-level CHB-MLI. To produce a five-level inverter output voltage four triangular carrier signals with an equal phase shift of 90° are required. Due to symmetry of phases, the modulating scheme is shown only for single phase. For simplicity the gate signals for only upper switches of HBCs are shown as second switch in each leg is complementary in nature. One of the primary benefits with the PSPWM modulation strategy is that it maintains the duty cycles of the cells approximately equal and therefore maintains an even power distribution among HBC which naturally balances the capacitor voltages of the inverter. This feature makes the PSPWM as a dominant PWM method for CHB-MLIs.

#### (b) Level-shifted PWM (LSPWM).

The (m-1) triangle carrier signals are necessary to produce an 'm' level inverter output waveform, much as the PSPWM technique and these carrier signals having same frequency and magnitude are level-shifted i.e. (are placed vertically disposed) with each other over one switching period. The frequency modulation index  $(m_f = f_{cr}/f_m)$  stays same compared to PSPWM, however the amplitude modulation index  $(m_a)$  differs and given as  $\{m_a = V_m/V_{cr}(m-1)\}$ . By continuously comparing the modulating signals with these level-shifted carrier signals switching pulses for the power switches are generated. Based on the phase relation between individual carrier's signals, LSPWM scheme is categorized into APOD, PD, and POD. Figure 9(b) shows the PD-LSPWM scheme principle for a five-level CHB-MLI.

Among these LSPWM schemes, in PD strategy all carrier signals are vertically disposed but are in phase with each other and results in lowest voltage THD. Nevertheless, the frequency at which the device switches is not the same as the frequency of the carrier. Moreover, the switching frequency varies across devices in various HBCs. The varying times of device conduction lead to reduced market penetration, even in applications that do not need transformers, such as PV power conversion and APFs. Additionally, this variation affects the discharging and charging of DC bus capacitors and results in uneven power distribution in the used MLI.


# (c) Hybrid PWM switching strategy.

Figure 7 illustrates a hybrid PWM switching approach, in which the modulating signals  $m_{al}$  and  $m_{a2}$  are derived from their corresponding control systems. In Fig. 6(c), the symbols  $c_1$  and  $c_2$  denote the level-shifted triangular carriers used to produce firing pulses for switches in relation to the reference  $m_{al}$ . The triangle carriers  $c_1$  and  $c_2$  are generated by phase-shifting  $c_1$  and  $c_2$  correspondingly. These carriers are responsible for providing firing pulses for switches in relation to  $m_{al}$ . The figure clearly illustrates that the hybrid PWM results the AC side of the converter to produce five distinct levels of phase voltage.

#### (d) Space Vector Modulation (SVM).

The SVM technique is suitable for all types of MLI for high power RES applications. SVM includes features such as reduced current ripple, easy hardware deployment and optimal dc-link voltage utilization 6. The SVM is beneficial in PV applications because it provides a lower component size, the highest gain for every modulation index, and a somewhat broader range of modulation indices. This approach employs the SVM reference signal, with the modulation index serving as an extra reference signal. The supplementary reference signal is compared with the triangle carrier signal to produce the ST pulse. The SVM reference signal is contrasted with a triangular carrier signal to produce a PWM signal. Ultimately, both PWM signals are combined to activate the inverter switches. A comprehensive study of the SVM scheme, beginning with fundamental concepts, is presented here, demonstrating its potential as an effective solution for PV systems. SVM is a discrete control technique frequently implemented digitally with high-frequency PWM. The sampled analog signal computes the state vector of the system's reference output voltage, subsequently determines the corresponding voltage space vector discretely, and employs the digital signal controller to produce a high-frequency PWM signal. This enables switch control through the suitable duty cycle and frequency of the PWM, resulting in the output voltage waveform comprising three symmetrical sine waves. In conventional modulation method, the SVM scheme initiates with the production of the reference voltage vector ( $V_{ref}$ ) in the  $\alpha\beta$  plane. Understanding the position of  $V_{ref}$  is essential, as the inverter's switching sequence is contingent upon its placement. The inverter has a total of 3<sup>3</sup> switching states, resulting in 27 space vectors, as illustrated in Fig. 7<sup>77</sup>


The switching sequences in SVM can be comprehensively analyzed by the space vector diagram depicted in Fig. 7, which comprises 6 sectors (A, B, C, D, E, F), with each sector including 4 regions. For clarity, let us assume that  $V_{\rm ref}$  is situated in region 2. The switching sequence varies for each location. Since the Vref is located in sector A (region 2), the switching sequence can be executed; however, the turn-on duration for switches in each phase has not been computed. The turn-on time for switches to produce the PWM signal is calculated by a series of successive steps.



**Fig. 6**. (a) PSPWM scheme for five-level CHB-MLI ( $m_f$ =5,  $f_m$ =50 Hz,  $m_a$ =0.9 and  $f_{cr}$ =250 Hz)(b). LSPWM scheme for five-level CHB-MLI ( $m_f$ =20,  $f_m$ =50 Hz,  $m_a$ =0.9 and  $f_{cr}$ =1000 Hz)(c) Hybrid PWM switching strategy.

# Comparative performance evaluation of carrier based PWM strategies

The performance of PSPWM and LSPWM schemes are studied for the application of CHB-MLI in RES. Table 3 depicts the comparative performance of LSPWM and PSPWM schemes. In LSPWM scheme, device conduction times are varying, therefore power loss and heat distribution within the MLI may not become uniform, making HBC capacitor voltage balancing impossible. PSPWM having main advantages to maintain the duty cycles of



**Fig. 7**. SVM space vectors diagram, 1 indicates positive state, 2 indicates negative state, and 0 indicates zero states<sup>77</sup>.

Important aspects	LSPWM	PSPWM	
Device switching frequency	Different	Uniform across all devices	
Is the conduction period of the device same?	No	Yes	
Converter topology	Topology independent	FCMLC, CHBC	
Line-to-line voltage THD	Better	Good	
Natural capacitor voltage balancing	Not possible	Voltage balancing achieved	
Controller design	Complex	Easy	

 Table 3. Comparative performance of LSPWM and PSPWM schemes.

the cells approximately equal and therefore maintains an even power distribution among HBC, which naturally balances the capacitor voltages of the inverter.

However, in LSPWM scheme the THD of inverter output injected voltages is less compared to PSPWM scheme. The supply side power quality aspects remain nearly same in both the schemes. The efficacy of a modulation approach relies on duration of device conduction periods, the chosen topology, and their respective performances.

# Control techniques for grid-connected MLI

Precise control techniques are often required of grid-connected cascaded MLIs, to inject pure sinusoidal current that is in phase with grid voltage and maintains the UPF. It is important to ensure that all active power produces by PV gets transmitted directly to grid, with the dc-link voltage being greater than the grid's peak voltage. Furthermore, for cascaded MLIs with several PV strings, the controller should optimize power extraction from each array by independently regulating the dc-link voltages. Variations in temperature, irradiation, and wind speed are just a few examples of external factors that the controller has to be able to maintain system stability under. In order to minimize power quality issues and maximize power extraction from PV, several control systems and power conditioning schemes have been described in the literature<sup>23–34</sup>. However, dc-link voltage unbalance in cascaded MLI based grid-integrated solar energy conversion systems is still the long-standing problem and special measures are required to ensure dc-link capacitor voltage balancing or to employ a closed-loop voltage control in the cascaded MLI topologies.

## Control techniques for single voltage sourced grid-connected MLIs

Figure 8 shows the schematic of a modular multilevel PV inverter's control block, which illustrates how a PI controller compares the reference dc-link voltage  $(U_{dcref})$  with the actual voltage  $(U_{dc})$  to produce the active reference current  $(i_{dref})$ .  $I_{qref}$  represents the reference current that is responsive to changes. Decoupled control allows for the acquisition of the reference voltage and the application of the compensation signal for suppressing circulating current. The dynamic balancing of the system capacitor voltage may now only be achieved by PWM adjustment, rather than by producing a balance compensation signal. This strategy improves system stability by preventing excessive compensating signal interference, suppressing circulating current, and maximizing DC





Fig. 8. Modulation Method for Photovoltaic Grid-Connected Generator<sup>62</sup>.



**Fig. 9.** (a) Control strategy for CHB grid-integrated converter<sup>78</sup>(b) Control strategy for IB-FBLLC converters<sup>78</sup>.

voltage use. Due to its ability to easily identify the closest voltage level compared to the NVC method, resulting in improved output voltage and load current ripple<sup>62</sup>.

Figure 9 shows a three-phase CHB-based PV system with an CHB inverter and a dc-dc converter called an IB-FBLLC. Figure 9(a) illustrates the three primary components of CHB control system: modulation level, reactive and active current references, and feedforward decoupling control mechanism. The cross-current feedforward structure segregates the currents along q- and d-axes in the d-q reference frame. The voltage loop PI controller is denoted by  $G_{vd}$ , whereas the current loop PI controllers are denoted by  $G_{id}$  and  $G_{iq}$ . To improve grid current quality, the modulation stage makes use of the phase-shifted modulation method (PS-SPWM).

**Fig. 10**. Seven-level inverter with closed-loop control algorithm<sup>30</sup>.




Fig. 11. Decoupled conventional control using dq rotational frame<sup>24</sup>.


However, the CHB control method must be enhanced to achieve power balance. The H-bridge dc-link voltage ( $v_{HV}$ ) is under the control of the traditional voltage loop, while the common dc voltage ( $v_{LV}$ ) is under the management of the suggested method. Figure 9(b) demonstrates that the IB-FBLLC converters control the H-bridge dc-link voltage. Figure 9(b) demonstrates that, for any certain phase, different H-bridge cells display the same modulation waveform. Similarly, when we get to phases A, B, and C, we see that the modulation waveforms have identical magnitude and a shift-phase angle of 2/3. This prevents modification of the waveforms to accomplish dc-link voltage balancing in a single phase, as was previously suggested.

A current controller, reference-current generator, dc-bus voltage controller, and MPPT algorithm make up the control system depicts in Fig. 9(b). The primary functions of control system are to optimize the energy transfer from PV to grid and to provide sinusoidal current with minimal harmonic distortion, regardless of presence of harmonics in grid voltage.

The perturb-and-observe (P&O) approach is often utilized in MPPT at the proposed inverter because of its straightforward design and small number of observed parameters. At regular intervals, it compares PV output power to power produced during the previous perturbation cycle and either raises or lowers the voltage at the array terminals. The direction of the perturbation should remain unchanged in the subsequent cycle if power is increasing; otherwise, it will reverse. Since each MPPT cycle affects the voltage at the array's terminals, the P&O strategy will begin to loop around the achieved MPP as represented in Fig.  $10^{30}$ .

Due to the unpredictable fluctuations in temperature, irradiance, and other variables, the three phases are expected to have distinct power levels The power imbalance state causes unforeseen issues with this architecture, which was originally intended to function under balanced power circumstances. The research suggests three innovative zero-sequence injection (ZSI) approach as an extension to traditional ZSI approach to address this issue. It employs a standard decoupled control scheme predicated on the dq rotational frame as shown in Fig. 11. The total of capacitor voltages is adjusted to the reference by making error signal amplified and establishing it as direct axis current reference. The disclosed approach generates the zero sequence  $\mathbf{v}_0$  and adds it to the converter output voltages based on three-phase power production  $\mathbf{p}_a$ ,  $\mathbf{p}_b$ ,  $\mathbf{p}_c^{24}$ .

Fig. 12. Hybrid PWM technique with control approach for 27-level inverter<sup>79</sup>.



**Fig. 13**. FC active voltage balancing with LGB control system<sup>60</sup>.

A closed-loop hybrid-switching method is presented to regulate the trinary asymmetrical 27-level inverter utilized in a PV system in <sup>79</sup>. A two-loop control strategy for a grid-connected PV system is shown in Fig. 12. While the internal current loop maintains a power factor of one, the external voltage control loop regulates the main H-bridge voltage. The ceiling, floor and slope values are obtained from the auxiliary H-bridge modules to execute right and left justified timer approach as outlined. Figure 12 illustrates the stable operation that occurs when a zero-error signal is added into a closed-loop control system.

To keep the flying capacitor voltage constant, independent of power factor and load current, an equation-based active voltage balancing method has been developed. The direction of the load current can be determined with the use of a zero-crossing detector. In Fig. 13A hysteresis controller used to indicate the state of FC voltage variation. The core controller supplies the reference modulation index, which is then utilized by a PWM to generate a multistep reference signal. The PWM uses methods including sinusoidal PWM, SHE, and others to generate a multistep reference waveform. Inverter output voltage levels are the only data needed by the level identifier, which is why this subsystem is called a universal modulator 60.

# Control techniques of multiple voltage source grid-connected MLI

The study<sup>80</sup> demonstrates a power transfer control system as displayed in Fig. 14 is a novel technique for the CHB-MLI based SECS and can also balance the dc-link capacitors with each HBC of CHB-MLI under partial shade or varying environmental conditions. The control component of bidirectional power flow may be studied with this approach, allowing for individual HBC regulation and the adaptable extraction of power from dc-links. Thus, dc-link capacitor balancing is achieved in spite of environmental mismatch in panel matching.

The control mechanism of the five-level Modular FC Multilevel Converter (MFCMLC) is displayed in Fig. 15, illustrating the self-governing control used to establish the reference dc-link voltages (Vdcx1 and Vdcx2) for two separate isolated HBC. Since the voltage of each HBC and its capacitors can be independently controlled, this control method makes MPPT applicable to wind and PV systems alike. In addition, the MFCMLC, equipped with a control system and switching approach, effectively handles the power imbalances occur both between and within cells of a phase,, under different environmental conditions<sup>81</sup>.




Fig. 14. Control scheme for CHB-MLI<sup>80</sup>.




Fig. 15. Control Scheme for MFCMLC<sup>81</sup>.

A controller has been developed represented in Fig. 16for a single-phase CHB converter that uses 'n' no. of modules<sup>21</sup>. The controller consists of a single internal current loop to produce a sinusoidal reference current with UPF and 'n' outer voltage loops for maintaining constant voltages across the DC links.

Figure 17shows the CHBMLI's energy balancing controller's conventional control strategy, which is based on a model<sup>82</sup>, of energy-sampled PV system data. The closed-loop dynamics of the kth inverter-bridge's energy-balance controller will be regulated by a PI controller. The design requirements guarantee a rapid and responsive reaction, achieve local stability for controller, and have zero steady-state error at the tracking frequency. Unfortunately, direct connection of the PV arrays to the specific converter module was not possible since the control algorithms offered for high-voltage, large-scale PV system applications failed to account for the difficulties caused by leakage current.

In order to regulate the DC buses of a single-phase H-bridge-based multilevel active rectifier<sup>83</sup> provide PI-based control techniques in Fig. 18. The poor regulation of the grid current by the two solutions causes the instability. Unfortunately, the dc-link settles in more than 2 s (slow response) using the third option offered, which was constructed with voltage and current controls.

According to<sup>84</sup>, low-cost controllers that use the d-q reference frame as their control method presented in can maximize power extraction from integrated RES while preserving power quality in a variety of situations. However, the suggested system simply employs a single DC-DC converter that is linked to a shared DC bus and is managed only by a PV array's MPPT algorithm. As a result, it is impossible to perform separate control and tracking of the two PV. In terms of THD, there is space for advancement of grid current, which is currently below the acceptable limits. Figure 19 provides the comprehensive diagram of Hysteresis controller. The hysteresis




Fig. 16. Control Scheme for cascaded MLI<sup>21</sup>.




Fig. 17. CHBMLI's energy balancing controller<sup>82</sup>.

current controller is constructed using high-frequency operational amplifiers (specifically, the LM-318). The microcontroller's inbuilt ADC module digitizes the current transducers' sensing of  $I_{\rm pv}$  and  $I_{\rm h}$ .

As seen in Fig. 20, a dc voltage controller is described in  $^{85}$  that employs two proportional-integral (PI) controllers, namely sigma and delta controllers, to maintain a standard reference voltage ( $V_{dc}$ ), equal to two three-phase, two-level inverter bridges ( $V_H$  and  $V_I$ ) dc link voltage. The inverter and grid-reference current that it injects into grid via the transformer's open-end winding are both generated by the sigma controller. To do this, a voltage feed-forward current controller is used. An SVM variation is used to generate the MLI gate pulses. The controller works effectively in any environment and can handle temperature and irradiance swings with ease. Unfortunately, the control mechanism is ineffective for MLIs with more than two inverter bridges.

The control technique shown in Fig. 21for the MLI-based GCPV system requires a total of (n+1) controllers when n no. of H-bridges are coupled in a cascaded fashion<sup>86</sup>. The individual and overall DC-link capacitor voltages are controlled by 'n' voltage controllers, among others. The remaining controller is responsible for




Fig. 18. PI-based control techniques for multilevel active rectifier<sup>83</sup>.





Fig. 19. Current reference generator with a Hysteresis controller<sup>84</sup>.



**Fig. 20**. Dual inverter topology converter control<sup>85</sup>.

optimizing the H-bridges inverter current injected into grid (Ig) as a sinusoid at near UPF, matching the reference grid current ( $Ig^*$ ) determined by the voltage controllers.

Figure 22 depicts the architecture of the control system, with  $V_{\rm dcl}$ -  $V_{\rm dcN}$ -represent the obtained DC voltages of the cells<sup>87</sup>. This paper employs a two-stage cascaded controller to accomplish the control objectives. The outer loop controls the overall voltage of capacitors using a standard PI controller. To adjust the grid's active power absorption or alternating current amplitude, the PI controller generates a direct current signal. The internal loop regulates the input current such that it is sinusoidal and in sync with grid voltage. Due to its simplicity and low steady-state amplitude and phase error, the proportional-resonant (PR) controller is used in this research.

Fig. 21. Control of asymmetrical cascaded MLI<sup>86</sup>.




Fig. 22. Extended operating zone voltage balancing approach for CHB converters<sup>87</sup>.

# GCMLIs controllers comparative analysis for PV applications

A review of multiple grid control approaches presented in the previous research for distinct GCMLIs is conducted, as outlined in Table 4. The analysis is conducted based on various grid current control approaches, DC bus voltage control methods, and the modulation strategies used in the application for a grid-connected system. Furthermore, for a better visualization of the system's performance, we have included the key elements of the controllers suggested for the different GCMLIs.

#### Conclusions

In this study, the classification of MLI is explained and an extensive review of available MLIs for GCPV applications is successfully presented. The better characteristics of MLIs compared to conventional two-level inverters are leading to their increased utilization. Using asymmetrical voltage sources for the MLI leads to significant enhancements in voltage characteristics and a decrease in multiple components. Additionally, the MLI has no difficulty to matching the precise grid codes required for grid interface. The PWM and other modulation strategies for the GCMLIs are categorized in depth based on their switching frequencies. The choice of modulation technique determines the switching frequency, which in turn affects the presence of ripples and harmonics in the MLI voltage waveform. The control strategies for different PV-GCMLIs have been categorized according to the controlling approaches and MLI types. This work has successfully demonstrated the potential of control techniques for GCPV applications. The control scheme and modulation strategies have been presented for different MLI topologies. So, with the help of this study and by choosing a suitable MLI, modulation strategy and control approach can address several issues in GCPV systems.

Categories			No. of levels	Modulation Scheme & switching	DC bus voltage		
Single-voltage sourced GCMLI	Reference 88	NPC	phase 3,	SVPWM, 5 kHz	controller PQ and FLC	Control Scheme VOC	Outcomes  Limited to three-level output voltage.
	89	NPC	3-ph m,	SVPWM, 5 kHz.		DCC	Ensures precise control of line current.
	90	NPC	m, 1-ph	Nearest three virtual SV-PWM, 5 kHz	PI controller, comparator & sensor	Control of DC-link voltage, modulator loop & unbalanced control	Eliminates the need for transformers to step-up voltage by lowering the devices voltage ratings.
	(Wang et al., 2013)	FC	7, 1-ph	Phase-shifted PWM, 10 kHz.	PI	Predictive current control method	Balances the DC link voltage and improves the generated reference signals' accuracy without using feedback control.
	91	ANPC	5, 1-ph	Voltage injection using a carrier- based PWM with zero sequence, 2 kHz		Neutral point potential balancing method.	The FC voltage needs to be regulated to quarter of the input DC voltage.
	92	ANPC-CHB	5, 3-ph	Novel PWM strategy, 20 kHz	PI controller with decoupling voltage source	FC reference generator & Neutral point voltage balancing approach	Produces a balanced voltage across the dc-link capacitor without limiting the flying capacitor voltage.
	21		m, 1-ph	PS-PWM & 5 kHz	PR controller	Dual-loop control	Mismatch in active power among modules might result in unsymmetrical output voltage, power quality degradation and over-modulation.
	93	DC with capacitive divider	m, 1-ph	PS & LS PWM, 5kHZ.	Digital PI controller	Energy balance controller	Faster dynamics, local stability and negligible steady-state error
	94,95	Cascaded Dual	m, 3-ph	Hysteresis control & 1 kHz	Digital PI controller	SMC	Reduced system order, Robust and suitable for ON-OFF operation of power switches.
	67	Transformer-less MLI with RDC	1-ph	PD-PWM	-	PWM Control	topology has zero leakage current, boost capability, lower voltage stressors, and the fewest switching components.
	96	Cascaded dual two level inverter	m, 3-ph	Improved SVM, 20 kHz.	Digital PI	Closed-loop control	The system can function as active filter, providing load balancing, reactive power injection and harmonic compensation capabilities.
	97	Cascaded inverter with T-type circuit	m, 1-ph	Dual reference PS- PWM, 3 kHz.	Digital PI	Dual- loop control	Mismatch in active power among modules might result in unsymmetrical output voltage, power quality degradation and over-modulation.
	98	Modified Cascaded	5, 1-ph	Reusable PWM	PR controller	Closed-loop current control	Effective for large-scale GCPV systems.
	62	Modular CHB	m, 3-ph	Modulation compensation PWM, 1.5 kHz.	PI	Closed-loop distributed MPPT control approach	The PV system's overall flexibility and efficiency have been enhanced.
	99	Trinary and Binary CHB	7 & 9; 1-ph	LS PWM, 12 kHz.		Continuous power theory (CPT) based controller	The controller provides effective voltage regulation and rapid dynamic responses.
	100,101	Trinary CHB	27, 1-ph	Modified Hybrid PWM in H bridge and jumping Modulation in auxiliary circuit, 30 kHz.	PI controller	Hybrid control approach & control platform containing DSP.	By incorporating a zero-error signal into the closed-loop control, steady-state operation was guaranteed.
Multiple	102	Cascaded Full-bridge inverter with a FC	9, 1-ph	Novel PWM approach with use of low-cost DSP	PI controller	Hysteresis-based control.	Reduces ground leakage current and enhances system efficiency.
voltage- sourced GCMLI	100,103,	Hybrid PUC	7, 1-ph	Optimized switching angle	PI controller	model predictive control (MPC), Finite control set (FCS)	Fast transient response with stable and accurate tracking of reference current at steady state
	57	Symmetrical hybrid	5, 1-ph, 3-ph	sinusoidal unipolar PWM,1.5 kHz, Space- vector PWM, 1.5 kHz	-	-	Low-frequency switches can handle the entire dc-link voltage, while fast-switching semiconductors are capable of withstanding half of it.
	60	Active NPC- RDC inverter	9, 1-ph	Multicarrier PWM, 2 kHz		LGB active voltage balancing controller	The technique is feasible in real-time with an inexpensive processor.
	22	T-Type converters with RDC	1-ph	staircase modulation	PI controller	-	This topology have less components and and have more design flexibility.
	64	Asymmetrical RDC-MLI	1-ph	NLC modulation	-	-	The topology features fewer switches, is cost-effective, and improved reliability compared to newly introduced topologies with same voltage levels.
	66	Asymmetric H-6 Structured MLI	1-ph	multicarrier PWM	-	-	Proposing a novel asymmetric H-6 structured MLI topology Utilizing a series of discrete DC input sources on both sides of the H-6 inverter to generate varying voltage levels
	78	Interleaved-boost full-bridge LLC (IB-FBLLC) and CHB multilevel converters		PS-SPWM, 2 kHz	PI controller	Input port and HVS voltage control	Minimizing input current ripple and adjusting the switching frequency band can enhance the optimization of magnetic components and PV power extraction.

#### Table 4. GCMLIs controllers comparative analysis for PV applications.

# Data availability

The datasets used and/or analysed during the current study available from the corresponding author on reasonable request.

Received: 29 October 2024; Accepted: 23 December 2024

Published online: 03 January 2025

#### References

- Panwar, N. L., Kaushik, S. C. & Kothari, S. Role of renewable energy sources in environmental protection: a review. Renew. Sustain. Energy Rev. 15, 1513–1524 (2011).
- 2. Shivarama Krishna, K. & Sathish Kumar, K. A review on hybrid renewable energy systems. Renew. Sustain. Energy Rev. 52, 907-916 (2015).
- 3. Khare, V., Nema, S. & Baredar, P. Solar-wind hybrid renewable energy system: a review. Renew. Sustain. Energy Rev. 58, 23–33 (2016).
- Carrasco, J. M. et al. Power-Electronic systems for the Grid Integration of Renewable Energy sources: a Survey. IEEE Trans. Industr. Electron. 53, 1002–1016 (2006).
- 5. Liang, X. Emerging Power Quality challenges due to integration of renewable energy sources. *IEEE Trans. Ind. Appl.* **53**, 855–866 (2017).
- Alexander, S. A. Development of solar photovoltaic inverter with reduced harmonic distortions suitable for Indian sub-continent. Renew. Sustain. Energy Rev. 56, 694–704 (2016).
- 7. Mahato, B., Ranjan, M., Pal, P. K., Gupta, S. K. & Mahto, K. Design, development and verification of a new multilevel inverter for reduced power switches. *Archives Electr. Eng.* **71**, 1051–1063 (2022).
- 8. Mortezaei, A., Simoes, M. G., Busarello, T. D. C., Marafao, F. P. & Al-Durra, A. Grid-Connected Symmetrical Cascaded Multilevel Converter for Power Quality Improvement. *IEEE Trans. Ind. Appl.* **54**, 2792–2805 (2018).
- 9. Rodríguez, J., Lai, J. S. & Peng, F. Z. Multilevel inverters: a survey of topologies, controls, and applications. *IEEE Trans. Industr. Electron.* 49, 724–738 (2002).
- 10. Agrawal, R. & Jain, S. Multilevel inverter for interfacing renewable energy sources with low/medium- and high-voltage grids. *IET Renew. Power Gener.* 11, 1822–1831 (2017).
- 11. Lai, J. S. & Peng, F. Z. Multilevel converters a new breed of power converters. IEEE Trans. Ind. Appl. 32, 509-517 (1996).
- 12. Rao, P. N., Nakka, J. & Rao, P. N. A Novel Hybrid Multilevel PWM technique for Power Rating Enhancement in Improved Hybrid Cascaded Diode Clamped Multilevel Inverter. *Electr. Power Compon. Syst.* 0, 1–12 (2019).
- 13. Choupan, R., Nazarpour, D. & Golshannavaz, S. A simple unit cell structure for an efficient sketch of series-connected multilevel inverters. *Int. J. Circuit Theory Appl.* 45, 1397–1417 (2017).
- Kala, P. & Arora, S. A comprehensive study of classical and hybrid multilevel inverter topologies for renewable energy applications. Renew. Sustain. Energy Rev. 76, 905–931 (2017).
- 15. Amamra, S. A., Meghriche, K., Cherifi, A. & Francois, B. Multilevel inverter topology for renewable Energy Grid Integration. *IEEE Trans. Industr. Electron.* **64**, 8855–8866 (2017).
- 16. Sinha, A., Chandra Jana, K. & Kumar Das, M. An inclusive review on different multi-level inverter topologies, their modulation and control strategies for a grid connected photo-voltaic system. *Sol. Energy.* **170**, 633–657 (2018).
- Prabaharan, N. & Palanisamy, K. A comprehensive review on reduced switch multilevel inverter topologies, modulation techniques and applications. *Renew. Sustain. Energy Rev.* 76, 1248–1282 (2017).
   Manya Saibal, S. Dosenki, A. A. & Vanney Habrid two stops admire provincement tracking for stand along grid
- 18. Manna Saibal, S., Deepak, A. A. & Kumar Hybrid two-stage adaptive maximum power point tracking for stand-alone, grid integration, and partial shaded PV system. *Int. J. Adapt. Control Signal. Process.* 37, 3297–3327 (2023).
- Gautam, S. P., Kumar, L. & Gupta, S. Single-phase multilevel inverter topologies with self-voltage balancing capabilities. IET Power Electron. 11, 844–855 (2018).
- Jana, J., Saha, H. & Das Bhattacharya, K. A review of inverter topologies for single-phase grid-connected photovoltaic systems. Renew. Sustain. Energy Rev. 72, 1256–1270 (2017).
- Villanueva, E., Correa, P., Rodriguez, J. & Pacas, M. Control of a single-phase cascaded H-Bridge Multilevel Inverter for Grid-Connected Photovoltaic systems. IEEE Trans. Industr. Electron. 56, 4399–4406 (2009).
- Sarebanzadeh, M. et al. Reduced switch Multilevel Inverter Topologies for renewable energy sources. IEEE Access. 9, 120580– 120595 (2021).
- 23. Lu, M., Hu, J., Zeng, R., Li, W. & Lin, L. Imbalance mechanism and Balanced Control of Capacitor Voltage for a Hybrid Modular Multilevel Converter. *IEEE Trans. Power Electron.* 33, 5686–5696 (2018).
- 24. Yu, Y., Konstantinou, G., Hredzak, B. & Agelidis, V. G. Power Balance Optimization of Cascaded H-Bridge Multilevel Converters for large-scale photovoltaic integration. *IEEE Trans. Power Electron.* 31, 1108–1120 (2016).
- Aguilera, R. P. et al. Predictive Control of Cascaded H-Bridge Converters under Unbalanced Power Generation. IEEE Trans. Industr. Electron. 64, 4–13 (2017).
- Tarisciotti, L. et al. Active DC voltage balancing PWM technique for high-power cascaded multilevel converters. IEEE Trans. Industr. Electron. 61, 6157–6167 (2014).
- Sepahvand, H., Liao, J., Ferdowsi, M. & Corzine, K. A. Capacitor voltage regulation in single-DC-source cascaded H-bridge multilevel converters using phase-shift modulation. *IEEE Trans. Industr. Electron.* 60, 3619–3626 (2013).
- 28. Mallik, A. & Khaligh, A. Maximum Efficiency Tracking of an Integrated two-staged AC-DC Converter using variable DC-Link voltage. *IEEE Trans. Industr. Electron.* **65**, 8408–8421 (2018).
- Panda, A., Pathak, M. K. & Srivastava, S. P. A single phase photovoltaic inverter control for grid connected system. *Indian Acad. Sci.* 41, 15–30 (2016).
   Rahim, N. A., Chaniago, K. & Selvaraj, J. Single-phase seven-level grid-connected inverter for photovoltaic system. *IEEE Trans.*
- Industr. Electron. 58, 2435–2443 (2011).
  31. Tian, K. et al. A capacitor voltage-balancing method for nested neutral point clamped (NNPC) Inverter. IEEE Trans. Power
- Electron. 31, 2575–2583 (2016).
  Sujitha, N., Karthika, B., Kumar, R. H. & Sasikumar, M. Analysis of hybrid PWM control schemes for cascaded multilevel inverter fed industrial drives. 2014 International Conference on Circuits, Power and Computing Technologies, ICCPCT 2014. 745–50. (2014).
- Karasani, R. R., Borghate, V. B., Meshram, P. M., Suryawanshi, H. M. & Sabyasachi, S. A three-phase hybrid cascaded modular multilevel inverter for renewable energy environment. *IEEE Trans. Power Electron.* 32, 1070–1087 (2017).

- 34. Rao, Y. S. & Pathak, M. K. A Capacitor Voltage Balancing Scheme for a Single- A Capacitor Voltage Balancing Scheme for a single-phase cascaded H-Bridge STATCOM. *Electr. Power Compon. Syst.* **0**, 1–10 (2018).
- 35. Kumar, P., Kalla, U., Bhati, N. & Agarwal, K. L. Performance Investigation of Synchronized Three-Phase AC Chopper-Based Controller for Small Hydrogeneration Systems. IEEE Trans Ind Appl. Institute of Electrical and Electronics Engineers Inc.; :2217–28. (2022).
- 36. Ansari, S. & Gupta, O. H. Differential positive sequence power angle-based microgrid feeder protection. *Int. J. Emerg. Electr. Power Syst.* 22, 525–531 (2021).
- Antónió-Ferreira, A., Collados-Rodríguez, C. & Gomis-Bellmunt, O. Modulation techniques applied to medium voltage modular multilevel converters for renewable energy integration: a review. Electr. Power Syst. Res. 155, 21–39 (2018).
- 38. Debnath, S., Qin, J., Bahrani, B., Saeedifard, M. & Barbosa, P. Operation, control, and applications of the modular multilevel converter: a review. *IEEE Trans. Power Electron.* **30**, 37–53 (2015).
- 39. Manna, S. et al. Probabilistic Bi-level Assessment and adaptive control mechanism for two-Tank Interacting System. *IEEE Access.* 11, 118268–118280 (2023).
- 40. Farokhnia, N., Fathi, S. H., Salehi, R., Gharehpetian, G. B. & Ehsani, M. Improved selective harmonic elimination pulse-width modulation strategy in multilevel inverters. *IET Power Electron.* 5, 1904–1911 (2012).
- 41. Sebastian, S. and M.Malinowski: Modulation and Control of Single-Phase Grid-Side Converters. In: Haitham Abu-Rub MM and KA-H, editor. Power Electronics for Renewable Energy Systems, Transportation and Industrial Applications. First. Published 2014 by John Wiley & Sons, Ltd.; : 727–64. (2014).
- 42. Abbes, M. & Belhadj, J. New control method of a robust NPC converter for renewable energy sources grid connection. *Electr. Power Syst. Res.* 88, 52–63 (2012).
- 43. Walker, G. & Ledwich, G. Bandwidth considerations for multilevel converters. IEEE Trans. Power Electron. 14, 74-81 (1999).
- 44. Rahim, N. A. & Selvaraj, J. Multistring five-level inverter with novel PWM control scheme for PV application. *IEEE Trans. Industr. Electron.* 57, 2111–2123 (2010).
- 45. Sajadi, R., Iman-Eini, H., Bakhshizadeh, M. K., Neyshabouri, Y. & Farhangi, S. Selective harmonic elimination technique with control of capacitive DC-link voltages in an asymmetric cascaded H-Bridge inverter for STATCOM Application. *IEEE Trans. Industr. Electron.* **65**, 8788–8796 (2018).
- 46. Rahman, M. A. et al. A modified carrier-based advanced modulation technique for Improved switching performance of magnetic-linked medium-voltage converters. *IEEE Trans. Ind. Appl.* 55, 2088–2098 (2019).
- Pulikanti, S. R., Dahidah, M. S. A. & Agelidis, V. G. Voltage balancing control of three-level active NPC converter using SHE-PWM. IEEE Trans. Power Delivery. 26, 258–267 (2011).
- 48. Abu-Rub, H., Holtz, J., Rodriguez, J. & Baoming, G. Medium-voltage multilevel converters state of the art, challenges, and requirements in Industrial applications. *IEEE Trans. Industr. Electron.* 57, 2581–2596 (2010).
- 49. Malinowski, M., Gopakumar, K., Rodriguez, J. & Perez, M. A. A survey on cascaded multilevel inverters. *IEEE Trans. Industr. Electron.* 57, 2197–2206 (2010).
- 50. Venkataramanaiah, J., Suresh, Y. & Panda, A. K. A review on symmetric, asymmetric, hybrid and single DC sources based multilevel inverter topologies. *Renew. Sustain. Energy Rev.* **76**, 788–812 (2017).
- 51. Suresh, Y. & Panda, A. K. Investigation on hybrid cascaded multilevel inverter with reduced dc sources. *Renew. Sustain. Energy Rev.* 26, 49–59 (2013).
- Singh, V., Gupta, S., Pattnaik, S. & Dewangan, R. K. New hybrid cascade multilevel inverter with less number of switches. Proceedings of 6th IEEE Power India International Conference, PIICON 2014: 0–5. (2014).
- 53. Ma, M., He, X., Cao, W., Song, X. & Ji, B. Optimised phase disposition pulse-width modulation strategy for hybrid-clamped multilevel inverters using switching state sequences. *IET Power Electron.* **8**, 1095–1103 (2015).
- 54. Lezana, P. & Aceitón, R. Hybrid multicell converter: topology and modulation. *IEEE Trans. Industr. Electron.* 58, 3938–3945 (2011)
- 55. Finney, S. J., Williams, B. W. & Adam, G. P. Hybrid converter with ac side cascaded H-bridge cells against H-bridge alternative arm modular multilevel converter: steady-state and dynamic performance. IET Generation, Transmission & Distribution. 7:318–28. (2013).
- 56. Silva, C. A., Córdova, L. A., Lezana, P. & Empringham, L. Implementation and control of a hybrid multilevel converter with floating DC links for current waveform improvement. *IEEE Trans. Industr. Electron.* **58**, 2304–2312 (2011).
- 57. Ruiz-Caballero, D. A., Ramos-Astudillo, R. M., Mussa, S. A. & Heldwein, M. L. Symmetrical hybrid multilevel DCAC converters with reduced number of insulated DC supplies. *IEEE Trans. Industr. Electron.* 57, 2307–2314 (2010).
- 58. Dhanamjayulu, C. et al. Design and implementation of seventeen level inverter with reduced components. *IEEE Access.* **9**, 16746–16760 (2021).
- Mekhilef, S. & Taallah, A. Active neutral point clamped converter for equal loss distribution. IET Power Electron. 7, 1859–1867 (2014).
- Yaragatti, N. S. Design and implementation of active neutral-point-clamped nine-level reduced device count inverter: an application to grid integrated renewable energy sources. *IET Power Electron.* 11, 82–91 (2018).
- 61. Valderrama, G. E. et al. A single-phase asymmetrical T-type five-level transformerless PV inverter. *IEEE J. Emerg. Sel. Top. Power Electron.* **6**, 140–150 (2018).
- 62. Mei, J., Xiao, B., Shen, K., Tolbert, L. M. & Zheng, J. Y. Modular multilevel inverter with new modulation method and its application to photovoltaic grid-connected generator. *IEEE Trans. Power Electron.* 28, 5063–5073 (2013).
- Akagi, H. Classification, terminology, and application of the modular multilevel cascade converter (MMCC). IEEE Trans. Power Electron. 26, 3119–3130 (2011).
- 64. Sarwer, Z., Siddique, M. D., Iqbal, A., Sarwar, A. & Mekhilef, S. An improved asymmetrical multilevel inverter topology with reduced semiconductor device count. *Int. Trans. Electr. Energy Syst.* **30**, 1–19 (2020).
- 65. Ponnusamy, P. et al. A new multilevel inverter topology with reduced power components for domestic solar PV applications. *IEEE Access.* **8**, 187483–187497 (2020).
- 66. Radhakrishnan, A., Arasan, E. S., Ramalingam, B. C. & Chandrasekaran, K. A New Asymmetric H-6 structured multilevel inverter with reduced Power Components. Symmetry (Basel) 16. (2024).
- 67. Jena, K. et al. Transformer-less multilevel inverter (TMLI) with reduced device count and voltage stress. e-Prime Adv. Electr. Eng. Electron. Energy, 7, 1–11 (2024).
- 68. Meraj, S. T., Yahaya, N. Z., Hasan, K. & Masaoud, A. A hybrid T-type (HT-type) multilevel inverter with reduced components. *Ain Shams Eng. J.* 12, 1959–1971 (2021).
- Mosepele, B., Samikannu, R. & Amuhaya, L. A structural review on reduced switch count and hybrid multilevel inverters. Front. Energy Res. Front. Media SA; 1–19. (2024).
- Mohanty, R. et al. Lower output voltage Harmonics with Optimum switching angles of single PV-Source based reduced switch Multilevel Inverter using BWO algorithm. *IEEE Access.* 12, 5054–5065 (2024).
   Hosseinpour, M., Derakhshandeh, M., Seifi, A. & Shahparasti, M. A 17-level quadruple boost switched-capacitor inverter with
- reduced devices and limited charge current. *Sci. Rep.* **14**, 6233 (2024).

  72. Xiao, B. et al. Modular cascaded H-Bridge multilevel PV inverter with distributed MPPT for Grid-Connected Applications. *IEEE*
- 72. Alao, B. et al. Modular cascaded H-Bridge Hutthever PV inverter with distributed MFFT for Grid-Connected Applications. IEEE Trans. Ind. Appl. 51, 1722–1731 (2015).
- 73. Odeh, C. I. & Nnadi, D. B. N. Single-phase 9-level hybridised cascaded multilevel inverter. IET Power Electron. 6, 468–477 (2013).

- Odeh, C. I. Improved three-phase, five-level pulse-width modulation switched voltage source inverter. Power Electron. IET. 8, 524–535 (2015)
- 75. Wu, B. Cascaded H-Bridge Multilevel Inverters 7.1. In: Mohamed E. El-Hawary, editor. High-Power Converters and AC Drives. United States of America.: IEEE Press 445 Hoes Lane Piscataway, NJ 08854; : 119–42. (2006).
- 76. Pabbewar, A. S. & Kowsalya, M. Three Level Neutral Point Clamped Inverter Using Space Vector Modulation with Proportional Resonant Controller. Energy Procedia286–291 (Elsevier Ltd, 2016).
- 77. Gyawali, B., Ajmal, A. M., Liu, W. & Yang, Y. A review on modulation techniques of Quasi-Z-source inverter for grid-connected photovoltaic systems. *e-Prime Adv. Electr. Eng. Electron. Energy.* **10**, 1–23 (2024).
- 78. Wang, K. et al. Cascaded multilevel converter topology for large-scale photovoltaic system with balanced operation. *IEEE Trans. Industr. Electron.* **66**, 7694–7705 (2019).
- Manoharan, M. S., Ahmed, A., Park, J. & Member, S. A PV power Conditioning System using Asymmetric Multilevel Inverter with Hybrid Control Scheme and reduced Leakage Current. 32:7602–7614. (2017).
- 80. Sharma, B. & Nakka, J. Single-phase cascaded multilevel inverter topology addressed with the problem of unequal photovoltaic power distribution in isolated dc links. *IET Power Electron.* **12**, 284–294 (2019).
- 81. Sharma, B. & Dahiya, R. Improved Modular Flying Capacitor Converter Based Grid-Tied Hybrid Wind Solar Energy System. 2020 IEEE 9th Power India International Conference (PIICON). IEEE; 1–5. (2020).
- Chavarría, J., Biel, D., Guinjoan, F., Meza, C. & Negroni, J. J. Energy-Balance Control of PV cascaded Multilevel. IEEE Trans. Industr. Electron. 60, 98–111 (2013).
- Industr. Electron. 60, 98–111 (2013).
  83. Dell'Aquila, A., Liserre, M., Monopoli, V. G. & Rotondo, P. Overview of PI-based solutions for the control of DC buses of a single-
- phase H-bridge multilevel active rectifier. *IEEE Trans. Industrial Appl.* 44, 857–866 (2008).
  84. Rajan Singaravel, M. M. & Arul Daniel, S. MPPT with single DC–DC Converter and Inverter for Grid-connected hybrid wind-driven PMSG–PV system. *IEEE Trans. Industr. Electron.* 62, 4849–4857 (2015).
- Grandi, G., Rossi, C., Ostojic, D. & Casadei, D. A new multilevel conversion structure for grid-connected PV applications. *IEEE Trans. Industr. Electron.* 56, 4416–4426 (2009).
- 86. Sinha, A., Das, M. K. & Jana, K. C. Control of asymmetrical cascaded multilevel inverter for a grid-connected photovoltaic system. *IET Renew. Power Gener.* 13, 1456–1465 (2019).
- Moosavi, M., Farivar, G., Iman-Eini, H. & Shekarabi, S. M. A voltage balancing strategy with extended operating region for cascaded H-bridge converters. *IEEE Trans. Power Electron.* 29, 5044–5053 (2014).
- 88. Tsengenes, G., Nathenas, T. & Adamidis, G. A three-level space vector modulated grid connected inverter with control scheme based on instantaneous power theory. Simul. Model. Pract. Theory. 25, 134–147 (2012).
- 89. Utkin, V. I. Sliding Mode Control Design principles and applications to Electric drives. IEEE Trans. Industr. Electron. (1993).
- 90. Pouresmaeil, E., Gomis-Bellmunt, O., Montesinos-Miracle, D. & Bergas-Jané, J. Multilevel converters control for renewable energy integration to the power grid. *Energy* 36, 950–963 (2011).
- 91. Teymour, H. R., Sutanto, D., Muttaqi, K. M. & Ciufo, P. A novel modulation technique and a New Balancing Control Strategy for a single-phase five-level ANPC converter. *IEEE Trans. Ind. Appl.* 51, 1215–1227 (2015).
- 92. Busquets-Monge, S., Rocabert, J., Rodríguez, P., Alepuz, S. & Bordonau, J. Multilevel diode-clamped converter for photovoltaic generators with independent voltage control of each solar array. *IEEE Trans. Industr. Electron.* 55, 2713–2723 (2008).
- 93. Chavarría, J., Biel, D., Guinjoan, F., Meza, C. & Negroni, J. J. Énergy-balance control of PV cascaded multilevel grid-connected inverters under level-shifted and phase-shifted PWMs. *IEEE Trans. Industr. Electron.* **60**, 98–111 (2013).
- 94. Kumar, N., Saha, T. K. & Dey, J. Sliding-Mode Control of PWM Dual Inverter-Based Grid-connected PV system: modeling and performance analysis. *IEEE J. Emerg. Sel. Top. Power Electron.* 4, 435–444 (2016).
- Kumar, A. C. B. & Narayanan, G. Variable-switching frequency PWM technique for induction Motor Drive to spread acoustic noise spectrum with reduced current Ripple. IEEE Trans. Ind. Appl. 52, 3927–3938 (2016).
- 96. Sun, D., Ge, B., Bi, D. & Peng, F. Z. Analysis and control of quasi-Z source inverter with battery for grid-connected PV system. Int. J. Electr. Power Energy Syst. 46, 234–240 (2013).
- 97. Kartick, J. C., Sujit, B. K. & Suparna, K. C. Dual reference phase shifted pulse width modulation technique for a N-level inverter based grid connected solar photovoltaic system. *IET Renew. Power Gener.* **10**, 928–935 (2016).
- 98. Wu, F., Li, X., Feng, F. & Gooi, H. B. Modified cascaded multilevel grid-connected inverter to enhance European efficiency and several extended topologies. *IEEE Trans. Industr Inf.* 11, 1358–1365 (2015).
- 99. Bubshait, A. S., Mortezaei, A., Simões, M. G., Davi, T. & Busarello, C. Power Quality Enhancement for a Grid connected wind turbine Energy System. *IEEE Trans. Ind. Appl.* **53**, 2495–2505 (2017).
- 100. Harbi, I. et al. Common DC-Link Multilevel converters: Topologies, Control and Industrial Applications. *IEEE Open. J. Power Electron.* 4, 512–538 (2023).
- 101. Khazraei, M., Sepahvand, H., Ferdowsi, M. & Corzine, K. A. Hysteresis-based control of a single-phase multilevel flying capacitor active rectifier. *IEEE Trans. Power Electron.* **28**, 154–164 (2013).
- 102. Manoharan, M. S., Ahmed, A. & Park, J. H. A PV power Conditioning System using nonregenerative single-sourced Trinary Asymmetric Multilevel Inverter with Hybrid Control Scheme and reduced Leakage Current. *IEEE Trans. Power Electron.* 32, 7602–7614 (2017).
- 103. Yaramasu, V., Wu, B., Rivera, M. & Rodriguez, J. A New Power Conversion System for Megawatt PMSG wind turbines using four-level converters and a simple control Scheme based on two-step Model Predictive Strategy. *IEEE J. Emerg. Sel. Top. Power Electron.* 2, 14–25 (2014).

#### **Author contributions**

Bhupender Sharma: performed the experiments, analyzed and interpreted the data, wrote the paperSaibal Manna: analyzed and designed the experimentsVivek Saxena: performed the experimentsPraveen Kumar Raghuvanshi: analyzed tools or data and interpreted the data, materialsMohammed H. Alsharif: analyzed the experiments, contributed reagentsMun Kyeom Kim: conceived and designed the experiments, contributed reagents.

#### Funding

This research was supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education (2020R1A2C1004743).

#### **Declarations**

# Competing interests

The authors declare no competing interests.

Scientific Reports |

## Additional information

Correspondence and requests for materials should be addressed to M.H.A. or M.-K.K.

Reprints and permissions information is available at www.nature.com/reprints.

**Publisher's note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

**Open Access** This article is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License, which permits any non-commercial use, sharing, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if you modified the licensed material. You do not have permission under this licence to share adapted material derived from this article or parts of it. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit <a href="https://creativecommons.org/licenses/by-nc-nd/4.0/">https://creativecommons.org/licenses/by-nc-nd/4.0/</a>.

© The Author(s) 2024