ScaleOPT: A Scalable Optimal Page Replacement Policy Simulator
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Han, Hyungseok | - |
dc.contributor.author | Lee, Sangjin | - |
dc.contributor.author | Son, Yongseok | - |
dc.date.accessioned | 2025-01-17T07:30:34Z | - |
dc.date.available | 2025-01-17T07:30:34Z | - |
dc.date.issued | 2024-12 | - |
dc.identifier.issn | 2476-1249 | - |
dc.identifier.issn | 2476-1249 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/cau/handle/2019.sw.cau/78772 | - |
dc.description.abstract | This paper proposes a scalable optimal page replacement policy (OPT) simulator called ScaleOPT to scale the OPT simulation by leveraging multi-core parallelism. Specifically, we first propose AccessMap which collects the future references of pages in parallel before the OPT simulation. It enables calculating the next reference time of the accessed page in a constant time. Second, we introduce Pipelined-Tree consisting of multiple trees which organize caches based on min-max reference times. It enables traverse and update operations of each cache to be performed in a partially parallel manner (i.e., pipelined), thereby scaling out the OPT simulation on multi-cores. Finally, we implement ScaleOPT with two techniques and evaluate it on a 72-core machine. The experimental results demonstrate that ScaleOPT improves the simulation time by up to 6.3×, 7.7×, 20.5×, and 13.9× compared with the long-established standard algorithm-based simulator along with our AccessMap, a variable-size cache scheme, and two widely-used cache simulators (webcachesim and libCacheSim), respectively. © 2024 ACM. | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | Association for Computing Machinery | - |
dc.title | ScaleOPT: A Scalable Optimal Page Replacement Policy Simulator | - |
dc.type | Article | - |
dc.identifier.doi | 10.1145/3700426 | - |
dc.identifier.bibliographicCitation | Proceedings of the ACM on Measurement and Analysis of Computing Systems, v.8, no.3 | - |
dc.description.isOpenAccess | N | - |
dc.identifier.wosid | 001391900700005 | - |
dc.identifier.scopusid | 2-s2.0-85212935327 | - |
dc.citation.number | 3 | - |
dc.citation.title | Proceedings of the ACM on Measurement and Analysis of Computing Systems | - |
dc.citation.volume | 8 | - |
dc.type.docType | Article | - |
dc.publisher.location | 미국 | - |
dc.subject.keywordAuthor | cache simulation | - |
dc.subject.keywordAuthor | multi-core | - |
dc.subject.keywordAuthor | optimal page replacement policy | - |
dc.subject.keywordAuthor | opt | - |
dc.subject.keywordAuthor | parallelism | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Information Systems | - |
dc.description.journalRegisteredClass | scopus | - |
dc.description.journalRegisteredClass | esci | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
84, Heukseok-ro, Dongjak-gu, Seoul, Republic of Korea (06974)02-820-6194
COPYRIGHT 2019 Chung-Ang University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.