Implementation of fast HEVC encoder based on SIMD and data-level parallelism
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Ahn, Yong-Jo | - |
dc.contributor.author | Hwang, Tae-Jin | - |
dc.contributor.author | Sim, Dong-Gyu | - |
dc.contributor.author | Han, Woo-Jin | - |
dc.date.available | 2020-02-28T17:46:33Z | - |
dc.date.created | 2020-02-06 | - |
dc.date.issued | 2014-03-26 | - |
dc.identifier.issn | 1687-5176 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/gachon/handle/2020.sw.gachon/12776 | - |
dc.description.abstract | This paper presents several optimization algorithms for a High Efficiency Video Coding (HEVC) encoder based on single instruction multiple data (SIMD) operations and data-level parallelism. Based on the analysis of the computational complexity of HEVC encoder, we found that interpolation filter, cost function, and transform take around 68% of the total computation, on average. In this paper, several software optimization techniques, including frame-level interpolation filter and SIMD implementation for those computationally intensive parts, are presented for a fast HEVC encoder. In addition, we propose a slice-level parallelization and its load-balancing algorithm on multi-core platforms from the estimated computational load of each slice during the encoding process. The encoding speed of the proposed parallelized HEVC encoder is accelerated by approximately ten times compared to the HEVC reference model (HM) software, with minimal loss of coding efficiency. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | SPRINGEROPEN | - |
dc.relation.isPartOf | EURASIP JOURNAL ON IMAGE AND VIDEO PROCESSING | - |
dc.subject | EFFICIENCY | - |
dc.title | Implementation of fast HEVC encoder based on SIMD and data-level parallelism | - |
dc.type | Article | - |
dc.type.rims | ART | - |
dc.description.journalClass | 1 | - |
dc.identifier.wosid | 000335146900001 | - |
dc.identifier.doi | 10.1186/1687-5281-2014-16 | - |
dc.identifier.bibliographicCitation | EURASIP JOURNAL ON IMAGE AND VIDEO PROCESSING | - |
dc.identifier.scopusid | 2-s2.0-84901987809 | - |
dc.citation.title | EURASIP JOURNAL ON IMAGE AND VIDEO PROCESSING | - |
dc.contributor.affiliatedAuthor | Han, Woo-Jin | - |
dc.type.docType | Article | - |
dc.subject.keywordAuthor | HEVC | - |
dc.subject.keywordAuthor | HEVC encoder | - |
dc.subject.keywordAuthor | SIMD implementation | - |
dc.subject.keywordAuthor | Slice-level parallelism | - |
dc.subject.keywordAuthor | Load balancing | - |
dc.subject.keywordPlus | EFFICIENCY | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Imaging Science & Photographic Technology | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Imaging Science & Photographic Technology | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
1342, Seongnam-daero, Sujeong-gu, Seongnam-si, Gyeonggi-do, Republic of Korea(13120)031-750-5114
COPYRIGHT 2020 Gachon University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.