

Received: 30 August 2017 Accepted: 3 January 2018

Published online: 19 January 2018

OPEN Compliance-Free, Digital SET and Analog RESET Synaptic **Characteristics of Sub-Tantalum Oxide Based Neuromorphic Device**

Yawar Abbas (1), Yu-Rim Jeon, Andrey Sergeevich Sokolov, Sohyeon Kim, Boncheol Ku & Changhwan Choi

A two terminal semiconducting device like a memristor is indispensable to emulate the function of synapse in the working memory. The analog switching characteristics of memristor play a vital role in the emulation of biological synapses. The application of consecutive voltage sweeps or pulses (action potentials) changes the conductivity of the memristor which is considered as the fundamental cause of the synaptic plasticity. In this study, a neuromorphic device using an in-situ growth of sub-tantalum oxide switching layer is fabricated, which exhibits the digital SET and analog RESET switching with an electroforming process without any compliance current (compliance free). The process of electroforming and SET is observed at the positive sweeps of +2.4V and +0.86V, respectively, while multilevel RESET is observed with the consecutive negative sweeps in the range of 0V to -1.2V. The movement of oxygen vacancies and gradual change in the anatomy of the filament is attributed to digital SET and analog RESET switching characteristics. For the Ti/Ta₂O_{3...}/Pt neuromorphic device, the Ti top and Pt bottom electrodes are considered as counterparts of the pre-synaptic input terminal and a post-synaptic output terminal, respectively.

Synapses are the most elegant connections in the brain, in which different kinds of electrical activities occur during the learning process of the brain. A synapse is two-terminal transmission line between pre-synaptic input (Axon firing spikes) and post-synaptic output (Dendrite receiving the transmitters) responding with the generation of post-synaptic potential. The logical calculus is immanent in the nervous activity, because of its all-or-none" characteristics¹. The synaptic weight of the synapse can be adjusted by the ionic (e.g. Ca⁺²) flow through them because of the action potentials, and this phenomenon is thought to be the cause for the process of learning and forgetting function in the brain^{2–5}.

A memristor based neuromorphic device has resemblance with the synapse due to its two terminal structure, sandwiched insulator and continuous conductance change. Therefore, a memristor can exhibit as a neuromorphic device which can demonstrate the learning rule of the synapse, such as spike-timing-dependent plasticity (STDP)⁶⁻⁸. A neuromorphic device must emulate the synaptic plasticity, which is the ability to modulate synaptic weight. The synaptic plasticity includes the learning/forgetting, STDP and spike-rate-dependent plasticity (SRDP)^{4,9}. The behavioral change caused by an experience is called memory and the process of acquiring memory is called learning. The nerve cells (neuron) communicate with each other via a memory storage candidate called synapse¹. Current computer can be used to mimic the brain activity of cat and mouse¹⁰⁻¹², but the power consumption increases exponentially with the animal intelligence.

CMOS coupled with multiple transistors^{13,14} are used in order to emulate the synapse in solid state device level. In addition, carbon nanotube (CNT) field effect transistors are also demonstrated for neuromorphic synaptic device¹⁵. However, these techniques limit the density of the memory as well as consume substantial power and therefore, are not feasible for human brain function device. On the other hands, two terminal memory devices like phase change memory¹⁶ and conductive bridge memory^{7,17} which are also types of resistive random access memories (RRAM)¹⁸⁻²¹ can be programmed with less power consumption for the neuromorphic applications. Therefore, the RRAM device is considered as the most suitable neuromorphic device candidate due to lower

Division of Materials Science and Engineering, Hanyang University, Seoul, 04763, Republic of Korea. Correspondence and requests for materials should be addressed to C.C. (email: cchoi@hanyanq.ac.kr)

power consumption and CMOS process compatibility^{7,20,22-24}. Digital resistive switching characteristics and multilevel resistive switching have been reported in many materials with very low power consumption²⁵⁻²⁸. The conductance of RRAM based analog switching devices changes for specific values of input pulses and this change in conductance is thought to be a counterpart of synaptic weight change of the synapse^{7,29}. The switching characteristics of RRAM devices are usually classified into filamentary type^{30,31} and interface type³²⁻³⁴. Usually, RRAM devices are in a very high resistance state i.e., nearly a perfect insulator in their pristine state. Prior to any reliable and reproducible switching cycle one higher bias step is needed which is called electroforming or forming process³⁵⁻³⁷. The process of electroforming is indeed an undesirable power consuming and time-consuming step in order to measure the non-volatile characteristics of RRAM. For eliminating this undesirable electroforming process, many researchers have contributed to fabricate forming-free RRAM devices³⁸⁻⁴⁰. Another issue with RRAM is the compliance current which is usually needed to apply during electroforming and SET process in order to avoid a permanent or hard breakdown and transistors are being used as current compliance element^{41,42}. Without compliance current devices may permanently damage and remain at the low resistance state (LRS) from where the device cannot be RESET to high resistance state (HRS). The compliance current requirement can limit the characteristics of the devices during the transient electrical measurements.

In order to use RRAM as the neuromorphic device, it must exhibit an incremental switching instead of a binary switching^{7,29,43-46}. The overall efficiency of analog switching in neuromorphic application significantly depends on the role of the number of resistance levels, operational speed and power consumption plays 43,47,48. RRAM has been demonstrated as neuromorphic device with different switching materials and processes such as WO_x⁴³, Si-doped TaO_x⁴⁹, multiple stacked HfO_x/TiO_x/HfO_x/TiO_x⁵⁰ and SiO_x/TaO_x⁴⁴. TaO_x-based RRAM can be applicable as a neuromorphic device due to its highest endurance and reliability reported in literature²⁰. For attaining suitable TaO_x switching layer as a neuromorphic device, Zongwei et al. engineered TaO_x-based RRAM by inserting SiO₂ layer as diffusion limiting layer (DLL) between TiN and TaO₂ interface⁴⁴. This DLL limits the ion diffusion speed and therefore, reduces the number of oxygen vacancies/ions that participate in the initial and abrupt filament growth/dissolution process. Thefore, the defect concentration difference at the interface of TiN and TaO_x can be reduced by insertion of the SiO₂ DLL. Their report indicates a moderate defect concentration difference at the interface and switching layer plays a key role in rendering RRAM binary device to incremental switching or conductive neuromorphic device. The conductance modulation required for neuromorphic functionalities is also affected by transient electrical characteristics on the device. The increase and decrease in the conductance using programming pulses critically depends upon the rate of stimulation^{21,51}. It is reported that the metal cations and O_2 anions are mobile and participate in the resistive switching process. For the thin films of TaO_x, HfO_x and TiO_x it is proved that the cations are mobile under the influence of electric field and can actively participate in the resistive switching process in competition with the oxygen vacancies^{52,53}. In order to understand the effect of interlayers⁵⁴ on the resistive switching in Ta/TaO_x devices the graphene layer is introduced at the Ta/ TaO_x interface. Same results are also observed by introducing the amorphous carbon layer at Ta/TaO_x interface⁵⁵. These interface layers result in the change of switching dynamic from valence change memory (VCM) to electrochemical metallization memory (ECM) mode. The moisture also affects the resistive switching characteristics of the RRAM device. Although we did not measure the effect of moisture on the electric characteristics of the device but the moisture effect on the memory characteristics are discussed in details in the literature 53,56.

In this study, we fabricate and characterize a composition modulated tantalum oxide-based RRAM as a potential synaptic device. Both Ta_2O_5 and Ta targets are used to tune the composition of the deposited tantalum oxide (Ta_2O_{3-x}) by an *in-situ* co-sputtering. In particularly, a digital SET and analog RESET characteristics in the tantalum oxide-based memristor with compliance-free electroforming and SET processes is reported. This type of electrical characteristics with $Ta/Ta_2O_5/Pt$ structure is reported by Wedig *et al.*⁵². For better understanding on this unique behavior, we propose an electrical switching model on the basis of oxygen vacancies (V_os) movement in the switching medium with comprehensive understanding of the DC and AC electrical characteristics on the devices. In addition, synaptic characteristics are demonstrated by applying appropriate voltages pulses. An abrupt change in conductance for positive pulse as well as continuous change in conductance for negative pulses implies the digital SET and analog RESET switching characteristics. Finally, we obtain the forgetting characteristics from the device using negative stimuli.

Results and Discussion

In order to investigate the chemical composition of the tantalum oxide thin film, the thin film is examined using x-ray photoelectron spectroscopy (XPS). Figure 1(a) and (b) shows the XPS BE peaks of Ta 4f and O 1s, respectively. From the peaks ratio of tantalum binding energy (B.E) in Fig. 1(a) which is 3:4, it is confirmed that Ta $4f_{5/2}$ and Ta $4f_{7/2}$ exists at the peak values of 26.2 eV and 24.3 eV, respectively. These peak values are related with Ta⁺³ as reported^{57,58} and confirms most of the sputtered thin film is composed of Ta₂O_{3-x}. Figure 1(b) shows the XPS BE peak of oxygen at 529.4 eV which depicts the existence of metal oxide (Ta₂O₃ in this study).

Figure 2 shows the physical characteristics of tantalum oxide based neuromorphic device investigated using transmission electron microscopy (TEM) and energy-dispersive x-ray spectroscopy (EDX) analysis. Figure 2(a) shows the cross-sectional scanning TEM (STEM) high angel annular dark field (HAADF) image of the fabricated device. Figure 2(b) shows high resolution STEM bright field image of the devices with FFT (TEM) images, where the amorphous nature of Ta_2O_{3-x} thin film and crystalline nature of Pt are clearly shown within the red square regions, respectively. The amorphous nature of Ta_2O_{3-x} film infers the presence of oxygen vacancies (V_{os})/ defects inside the thin film. The different contrast within yellow rectangular region at the interface of Ti/Ta_2O_{3-x} is due to the formation of oxygen deficient titanium oxide (TiO_y) thin layer with 3 nm thickness. Compared to our previous result on the interface between Ti and Ta_2O_5 films⁵⁶, interface thickness of Ti/Ta_2O_{3-x} increases by ~1.5 nm. This thickness increase is attributed that Ti top electrode having high Gibbs free energy of oxide formation (-888.8 KJ/mole) is more favorable to scavenge oxygen from sub-tantalum oxide (Ta_2O_{3-x}) than that from




Figure 1. XPS spectra of (a) Ta 4 f and O 1 s within deposited tantalum oxide, indicating the formation of sub tantalum oxide (Ta_2O_{3-y}) .




Figure 2. (a) STEM HAADF image of $Ti/Ta_2O_{3-x}/Pt$ RRAM device, (b) high resolution STEM bright field image of the device with FFT (STEM). Red squares indicate the amorphous and crystalline nature of Ta_2O_{3-x} and Pt, respectively, (c) EDX profiles of the all elements within $Ti/Ta_2O_{3-x}/Pt$ structure showing the thickness of Ta_2O_{3-x} thin film and (d) individual line profiles of every elements of the device along the vertical direction.

stable ${\rm Ta_2O_5}$, leading to thicker ${\rm TiO_y}$ formation. This comparatively thicker layer of ${\rm TiO_y}$ films offers the digital SET and analog RESET electrical characteristics in the device. We speculate that this ${\rm TiO_y}$ layer is favorable for the unique digital SET and analog RESET switching observed from the electrical characterization of our ${\rm Ta_2O_{3-x}}$ based RRAM device. This ${\rm TiO_y}$ thickness is expected to be modulated by varying an *in-situ* co-sputtering of ${\rm Ta_2O_3}$ and Ta process condition. Figure 2(c) exhibits the collective intensity profiles of Ti, Ta, O, and Pt along the vertical direction and thickness of ${\rm Ta_2O_{3-x}}$ in ${\rm Ti/Ta_2O_{3-x}}$ /Pt structure. Figure 2(d) shows the individual intensities of elements along the vertical direction of the device. These oxygen profiles clearly show the existence of oxygen in




Figure 3. The electrical responses of ${\rm Ta_2O_{3-x}}$ -based neuromorphic device under various measurement conditions with (**a**) the compliance-free electroforming of ${\rm Ta_2O_{3-x}}$ based neuromorphic device and inset showing the conduction mechanism during forming, (**b**) analog RESET process of the device under the consecutive nine sweeps using -1.2 V, (**c**) the digital compliance-free SET process with double sweeps in the range of $0 \sim +1.3$ V, (**d**) analog RESET with double sweeps in the range of $0 \sim -1.2$ V showing the temporary stuck at the highest HRS, (**e**) analog switching behaviors using higher voltages with gradual voltage increase in magnitude at the negative bias and it leads to final failure process, and (**f**) cumulative probability graphs of forming voltage and SET voltages.

at the interface, correlating to the formation of ${\rm TiO}_{\rm y}$ at the interface. Hence, the interface between Ti and ${\rm Ta}_2{\rm O}_{3-x}$ is the reservoir for the oxygen vacancies (Vos) and the device structure can be considered as ${\rm Ti/TiO}_{\rm y}/{\rm Ta}_2{\rm O}_{3-x}/{\rm Pt}$. To investigate the synaptic transmission characteristics of tantalum oxide based neuromorphic device an electroforming step is needed without any compliance current (compliance-free) in this study.

Figure 3 shows the electrical responses of Ta_2O_{3-x} -based neuromorphic device under various measurement conditions. Figure 3(a) represents the forming process by applying a bias voltage sweep of +3 V where the forming voltage is +2.4 V. Even though the exact location of the formed filaments inside the switching medium is unpredictable 60 , as discussed previously that the resistance levels of the off-state device and HRS at the reading voltage of 0.5 V are 6.8×10^8 Ω and 1.9×10^4 Ω , respectively, which evidences the formation of filament in our devices. In order to bring the device into its highest HRS we applied the consecutive DC sweeps of voltages

 $-1.2\,\mathrm{V}$ as shown in Fig. 3(b). Inset shows the device remembers its previous state excellently during each negative sweep for every intermediate resistance states (IRS). After achieving highest HRS with consecutive 9 voltage sweeps of $-1.2\,\mathrm{V}$, the device current level becomes temporarily stuck at the highest HRS. These results show that the repetitive application of negative bias sweep can decrease the conductance of $\mathrm{Ta_2O_{3-x}}$ memristor. To increase the conductance of the device in the analog fashion we applied positive voltage sweeps under different voltage sweep ranges (not shown here), but did not observe any variation in highest HRS level. At a specific voltage sweep of $+1.3\,\mathrm{V}$, a digital or abrupt SET is observed at the SET voltage of VSET = $+0.86\,\mathrm{V}$, manifesting the conversion from an analog RESET to digital SET state as shown in Fig. 3(b) and (c).

These conductance modulations of Ta₂O_{3-x} neuromorphic device for negative sweeps correspond to the nonlinear behavior observed in the biological synapse^{61,62}. Figure. 3(d) confirms the temporary stuck of the current level at highest HRS state. Once device reaches to highest HRS state, then the next negative sweeps of -1.2 V do not change the resistance level of the device from highest HRS. The inset shows the conduction mechanism from LRS to IRS to HRS levels at the voltage range of $-0.2 \, \mathrm{V} \sim -1.2 \, \mathrm{V}$. Before an electroforming process, the resistance of the off state device (before electroforming) and the resistance in HRS state at the reading voltage of 0.5 V is calculated from the Fig. 3(a) and (c) as $6.8 \times 10^8 \Omega$ and $1.9 \times 10^4 \Omega$, respectively. The number of sweeps applied during analog RESET process before the resistance level reaches to highest HRS is observed to be nearly dependent on the values of the negative sweep voltage, i.e., higher the sweep voltages smaller the number of resistance states and vice versa⁵⁰. In order to prove this statement, the negative sweeps with higher voltage values are applied such that every sweep voltage has slightly higher voltage value as compared to its previous value i.e. -3 V, -3.5 V, -4V and -4.5 V. It is observed that the device damaged by permanently stuck to LRS state at a specific highest value (-4.5 V) of the sweep as shown in Fig. 3(e). Hence, from Fig. 3(e) we conclude that the device exhibits digital SET and analog RESET switching and the number of sweeps during analog switching depend on the values of the negative sweeps. In order to investigate some randomness or reliability in the forming process and SET process we measured 50 different individual devices. The variation in forming voltages and SET voltages were not very high as can be seen from the cumulative probability graphs in Fig. 3(f). For the negative sweep voltages of less than -1 V, the devices remained at their LRS and further increased of voltage sweeps (from $0 \text{ V} \rightarrow -1.2 \text{ V} \rightarrow 0 \text{ V}$ and $0 \rightarrow -3.5 \, \text{V} \rightarrow 0 \, \text{V}$) the analog reset is observed. When the negative sweep of $0 \, \text{V} \rightarrow -4 \, \text{V} \rightarrow 0 \, \text{V}$ is applied an abrupt SET is observed rendering device to permanent or hard breakdown as shown in Fig. 3(e). For the analog RESET cycles using $0 \text{ V} \rightarrow -1.2 \text{ V} \rightarrow 0 \text{ V}$ nine different and distinguishable states are observed.

Figure 4(a) and (b) show the possible degradation in the repeatability of the switching in the device after 1^{st} through 20^{th} digital SET and analog RESET cycles, respectively. It is observed that the first analog RESET sweeps are not exactly same as that of the 20^{th} analog RESET ($0 \text{ V} \rightarrow -1.4 \text{ V} \rightarrow 0 \text{ V}$). It is clear that the device works for the consecutive digital SET and analog RESET cycles, but the current level slightly increases at the highest HRS of the 20^{th} cycle as compared to that of 1^{st} cycle. We also observed that once the resistance level stuck with the highest HRS for the application of constant sweep, the resistance of the device can be further reduced by applying a suitable higher sweep voltage. In order to realize this statement, during the digital SET and analog RESET cycles we did analog RESET cycles intentionally for the lower voltage of -1.2 V and observed that device stuck to its highest HRS. After the device resistance stuck with highest HRS we applied slightly higher voltage of -1.4 V which again increased the resistance level of the devices as shown in Fig. 4(c).

For the confirmation of each resistance level stability with time during analog RESET sweeps we measured the retention of each state of the device at the reading voltage of -0.5 V for the time of 7.2×10^3 sec. The LRS, intermediate resistance states (IRS 1, IRS 2, IRS 3, and IRS 4) and HRS were stable with time as shown in Fig. 5. The retention characteristics of each resistance level were measured during analog RESET using voltage sweeps of $0 \text{ V} \rightarrow -2 \text{ V} \rightarrow 0 \text{ V}$. Figure 5(a) shows the analog RESET and Fig. 5(b) shows the retention of the corresponding resistance states at the reading voltage of -0.5 V.

The switching type could be interface or filamentary depending on the device structure and electrical characteristics exhibited by the device. Since for the present device the electroforming step is required to obtain the further digital SET and analog RESET, the device falls into the filamentary typed RRAM device. For the present work we propose the switching mechanism of the device or resistance modulation is based on the moment of V_o s or oxygen ion migration with the redox reaction process, which results in the formation/partial dissolution of the conduction filament (CF) formed by V_o s-rich region inside the switching layer during the SET and analog RESET process^{23,63-65}. The TiO_y layer is formed at the interface of $Ti/Ta_2O_{3-x}/Pt$ and this interface layer is solely responsible for the resistive switching (after forming process) and allows the movement of oxygen vacancies as well as electrons. The formation of filament can be explained using defect chemistry. Since TiO_y is a hypostoichiometric transition metal oxide, the hypostoichiometry results from the formation of cation interstitials or oxygen vacancies. The formation of oxygen vacancies and cation interstitials can be expressed in Kröger-Vink notation as;

$$O_0^x \to V_0^{"} + 2e^- + \frac{1}{2}O_2(g)$$
 (1)

For the formation of metal interstitials we can write the following notation;

$$M_{\rm M}^{\rm X} + {\rm O}_{\rm o}^{\rm X} \to M_i^{\cdot \cdot} + 2e^- + \frac{1}{2}{\rm O}_2(g)$$
 (2)

In case of Ti we can write as;

$$Ti_{Ti}^{x} + O_{O}^{X} \rightarrow Ti_{i}^{...} + 2e^{-} + \frac{1}{2}O_{2}(g)$$
 (3)

where positive charge is represented by a dot (\bullet), and neutral by (\times). The subscript represents defect site (i) for interstitial, and (Ti) for titanium lattice site.




Figure 4. The repeatability test for consecutive digital SET and analog RESET of the 1st digital SET and analog RESET (**a**) as well as the 20th digital SET and analog RESET (**b**). The (**c**) is the increase of HRS for the higher value of voltage sweep.




Figure 5. The retention characteristics of device (a) The analog RESET sweeps (b) the stability of LRS, IRS and HRS at the reading voltage of -0.5 V.

Based on digital SET and analog RESET switching observation, we hypothesize that the filament formation (SET) is the abrupt process, whereas the gradual RESET follows the partial dissolution of the filament during each negative cycles until filament breaks and an insulating gap is formed between the remaining filament and the top electrode. The switching mechanism is explained in Fig. 6. This process of electroforming, analog RESET and then abrupt SET is represented in Fig. 6(a).




Figure 6. Switching mechanism of neuromorphic memristor shows (a) the process of forming, analog RESET and SET as well as (b) the proposed switching mechanism.




Figure 7. Conduction mechanism of the device for analog RESET and digital SET (**a**) Log I-Log V plot of 1^{st} , 5^{th} and 9^{th} sweep from the consecutive sweep of analog RESET and (**b**) LogI-LogV plot of the SET process

During the analog RESET we observe that the device remembers its previous resistance state until it reaches to its highest HRS as shown in Fig. 3(b) and (d) and does not observe any overlapping of RESET sweep with its previous sweeps as reported in 66,67 . Hence, device exhibits an excellent digital SET and analog RESET switching memory characteristics. The switching mechanism for the digital SET and analog RESET is shown schematically in Fig. 6(b).

Figure 7 shows log I vs. log V plot in order to confirm our speculation on the switching mechanism, where we replotted 1st, 5th and 9th sweeps of the analog RESET of Fig. 3(b). It is observed that at lower voltages slopes of all sweeps are equal to 1, indicating the ohmic conduction whereas for higher voltages ($-0.8 \, \text{V}$ to $-1.2 \, \text{V}$) the slopes of 1st, 5th and 9th sweeps are 1, 2 and 2.4, respectively. For the 1st negative sweep, slope at all voltage range is clearly equal to 1 indicating ohmic conduction while for 5th sweep slope at higher voltage is equal to 2, infers the space charge conduction limited (SCLC) i.e. $I\alpha V^2$ and finally for the 9th sweep the slope of 2.4 at higher voltages confirms the trap filled SCLC i.e. $I\alpha V^a$ where a > 2. In order to discuss the conduction mechanism during digital SET we replotted Fig. 3(c) in logI-logV scale as shown in Fig. 7(b). It can be seen at lower voltages the conduction is ohmic and for higher voltages conduction is SCLC as well as trapped filled SCLC.

This change in nature of I-V characteristics at higher voltages from Ohmic to SCLC to trap filled SCLC during the consecutive applications of negative sweep stimulus indicates the filament dissolution in the analog RESET processes which is in accordance with our hypothesized switching mechanism.

Figure 8 shows the synaptic characteristics of Ta_2O_{3-x} based memristor device. The post-synaptic output current behavior upon programming pulses is shown in Fig. 8(a). To investigate synaptic plasticity, the train of pre-synaptic input (voltage pulses) is applied by keeping initially the device in HRS. One positive pulse (amplitude = 1.7 V and duration = 3 ms) followed by twenty negative pulses (amplitude = -1.7 V and pulse width = 3 ms) and then repeated the above sequence as shown in the inset of Fig. 8(a). During this transient measurement, post-synaptic currents (the output current or conductance) of the memristor are monitored and it is observed that the positive pre-synaptic pulse caused an abrupt change in synaptic weight (conductance) and negative pulses decreased the current of the device gradually as shown in Fig. 8(a). This phenomenon is the best emulation of the




Figure 8. The synaptic characteristics of Ta_2O_{3-x} memristor device show (**a**) the electrical responses for the programming pulses exhibiting the digital and gradual decrease of the conductance upon the negative pulses (depression process) with pre-synaptic input pulse condition and (**b**) the forgetting curve of the memristor based neuromorphic device fitted with equation (1).

synaptic plasticity. It is observed that the conductance of device is improved at the 42^{nd} pulse as compared to the 21^{st} pulse. The decay of synaptic weight of Ta_2O_{3-x} memristor emulated the memory forgetting curve of human brain which is given by the forgetting curve, and is given by following equation $^{65,67-69}$.

$$W(t) = W_e + A \cdot exp(-t/\tau) \tag{4}$$

where W(t), W_e , A and τ are the synaptic weight of device at time t, synaptic weight at stable state, constant and relaxation time constant, respectively.

Figure 8(b) shows the forgetting characteristics with the pre-synaptic input pulses. After keeping the neuromorphic device in LRS we measured the forgetting curve of the device. In order to obtain forgetting curve, we applied ten pre-synaptic input pulses (V = -1.7 V, pulse width = 3 ms) and post-synaptic current in monitored with time. The forgetting curve of the device nearly fits with the forgetting curve of the human brain of equation (4).

Conclusion

A neuromorphic device with ${\rm Ta_2O_{3-x}}$ has been investigated to emulate the function of the synapse in the brain. A digital SET and analog RESET switching behavior is observed with this type of device under the appropriate positive sweep and consecutive negative sweeps, respectively. The device exhibits a compliance-free electroforming and SET processes. An abrupt SET and gradual RESET (analog) characteristics are observed for the positive sweep at ${\rm V_{set}}=+0.86\,{\rm V}$ and for the multiple consecutive negative sweeps of ${\rm V_{reset}}=-1.2\,{\rm V}$, respectively. This unique switching observation is attributed to the oxygen vacancies moment we proposed. Finally, we demonstrate synaptic plasticity and forgetting curves upon suitable pulse stimuli, confirming the emulation of memristor-based neuromorphic device synaptic plasticity and forgetting function of the brain. Our approach suggests that devices with excellent memory characteristics can be attained without overlapping of resistance level with its previous states.

Method

Device Fabrication. The tantalum oxide-based neuromorphic device was fabricated by depositing ~12 nm of Ta_2O_{3-x} thin film on the Pt/Ti/SiO₂ substrate. Platinum (Pt) layer acts as a bottom electrode. The Ta_2O_{3-x} thin film was formed by the *in-situ* co-sputtering process with Ta_2O_5 ceramic target and Ta target under the Ar ambient at the working pressure of 4 mTorr and Ar flow of 40 sccm. Then, ~80 nm thick Ti metal was sputtered as a top electrode. A $10^4 \, \mu m^2$ -sized device was finally fabricated with a lift-off process, where the final structure is Ti (80 nm)/ Ta_2O_{3-x} (12 nm)/Pt.

Physical Characterization. Transmission electron microscope (TEM) sample was prepared using a focus ion beam system of FEI system. A milling voltage of 30 KV and current of 7×10^{-9} A was used during the milling of the sample using Ga ion. A probe-corrected JEOL 2100 F TEM was used for the study of a structural and stoichiometric characteristic of the device. Using scanning mode of TEM (STEM) a fast Fourier transform (FFT) image was obtained in order to confirm the amorphous and crystalline nature of thin films. An accelerating voltage of 200 KV was used during the TEM analysis. X-ray photoelectron spectroscopy (XPS) measurement was carried out on the $Ta_2O_{3-x}/Pt/Ti/SiO_2$ stacks using theta probe of thermo scientific company. A monochromatic Al K α X-ray gun was used with the energy of 15 KeV.

Electrical Characterization. A Keithley 4200 semiconductor characterization analyzer was used to study the DC and transient electrical characteristic of the neuromorphic device. During all electrical measurements, the biasing voltage was applied to the top electrode (TE) while bottom electrode (BE) was kept grounded.

References

- McCulloch, W. S. & Pitts, W. A. Logical Calculus of the Ideas Immanent in Nervous Activity. Bull. Math. Biophys. https://doi. org/10.1007/BF02478259 (1943).
- 2. Hebb, D. O. The Organization of Behavior: A Neuropsychological Theory 1949. Brain Res. Bull. 50, 437 (1999).
- 3. Song, S., Miller, K. D. & Abbott, L. F. Competitive Hebbian Learning through Spike-Timing-Dependent Synaptic Plasticity. *Nat. Neurosci.* 3, 919–926 (2000).
- 4. Bi, G. Q. & Poo, M. M. Synaptic Modifications in Cultured Hippocampal Neurons: Dependence on Spike Timing, Synaptic Strength, and Postsynaptic Cell Type. *J. Neurosci.* 18, 10464–10472 (1998).
- 5. Douglas, R., Mahowald, M. & Mead, C. Neuromorphic Analogue VLSI. Annu. Rev. Neurosci. 18, 255-281 (1995).
- Snider, G. S. Spike-Timing-Dependent Learning in Memristive Nanodevices. IEEE International Symposium on Nanoscale Architectures, 85–92, https://doi.org/10.1109/NANOARCH.2008.4585796 (2008)
- 7. Jo, S. H. et al. Nanoscale Memristor Device as Synapse in Neuromorphic Systems. Nano Lett. 10, 1297–1301 (2010).
- 8. Hasegawa, T. et al. Learning Abilities Achieved by a Single Solid-State Atomic Switch. Adv. Mater. 22, 1831–1834 (2010).
- Watt, A. J. & Desai, N. S. Homeostatic Plasticity and STDP: Keeping a Neuron's Cool in a Fluctuating World. Front. Synaptic Neurosci. 2, 1–16 (2010).
- 10. Kandel, E. R., Schewartz, J. H. & Jessell, T. M. Principles of Neural Science, (2000).
- 11. Ananthanarayanan, R., Esser, S. K., Simon, H. D. & Modha, D. S. The Cat Is Out of the Bag: Cortical Simulations with 109 Neurons, 1013 Synapses. *High Perform. Comput. Networking, Storage Anal. Proc. Conf.* 1–12, https://doi.org/10.1145/1654059.1654124 (2009).
- 12. Izhikevich, E. M. & Edelman, G. M. Large-Scale Model of Mammalian Thalamocortical Systems. *Proc. Natl. Acad. Sci.* 105, 3593–3598 (2008).
- Indiveri, G., Chicca, E. & Douglas, R. A. VLSI Array of Low-Power Spiking Neurons and Bistable Synapses with Spike-Timing Dependent Plasticity. IEEE Trans. Neural Networks 17, 211–221 (2006).
- Merolla, P. et al. A Digital Neurosynaptic Core Using Embedded Crossbar Memory with 45pJ per Spike in 45nm. Proc. Cust. Integr. Circuits Conf. 1–4, https://doi.org/10.1109/CICC.2011.6055294 (2011).
- Kim, S., Yoon, J., Kim, H. D. & Choi, S. J. Carbon Nanotube Synaptic Transistor Network for Pattern Recognition. ACS Appl. Mat. & Int. 7, 25479–25486 (2015).
- 16. Kuzum, D., Jeyasingh, R. G. D., Lee, B. & Wong, H.-S. P. Nanoelectronic Programmable Synapses Based on Phase Change Materials for Brain-Inspired Computing. *Nano Lett.* **12**, 2179–2186 (2012).
- La Barbera, S., Vuillaume, D. & Alibart, F. Filamentary Switching: Synaptic Plasticity through Device Volatility. ACS Nano 9, 941–949 (2015).
- Seo, K. et al. Analog Memory and Spike-Timing-Dependent Plasticity Characteristics of a Nanoscale Titanium Oxide Bilayer Resistive Switching Device. Nanotechnology 22, 254023 (2011).
- 19. Chang, T., Jo, S. H. & Lu, W. Short-Term Memory to Long-Term Memory Transition in a Nanoscale Memristor. ACS Nano 5, 7669-7676 (2011)
- 20. Lee, M.-J. et al. A Fast, High-Endurance and Scalable Non-Volatile Memory Device Made from Asymmetric Ta₂O_{5-x}/TaO_{2-x} Bilayer Structures. *Nat. Mater.* **10**, 625–630 (2011).
- 21. Strukov, D. B., Snider, G. S., Stewart, D. R. & Williams, R. S. The Missing Memristor Found. Nature 453, 80-83 (2008).
- 22. Borghetti, J. et al. 'Memristive' Switches Enable 'Stateful' Logic Operations via Material Implication. Nature 464, 873-876 (2010).
- 23. Waser, R. & Aono, M. Nanoionics-Based Resistive Switching Memories. Nat. Mater. 6, 833-840 (2007).
- 24. Jo, S.-H., Kim, K.-H. & Lu, W. High-Density Crossbar Arrays Based on a-Si Memristive Systems. Nano Lett. 9, 870-874 (2009).
- 25. Jo, S. H. & Lu, W. CMOS Compatible Nanoscale Nonvolatile Resistance Switching Memory. Nano Lett. 8, 392-397 (2008).
- 26. Cario, L., Vaju, C., Corraze, B., Guiot, V. & Janod, E. Electric-Field-Induced Resistive Switching in a Family of Mott Insulators: Towards a New Class of RRAM Memories. Adv. Mater. 22, 5193–5197 (2010).
- 27. Wang, S.-Y. et al. Multilevel Resistive Switching in Ti/CuO_x/Pt Memory Devices. J. Appl. Phys. 108, 114110 (2010).
- 28. Abbas, H. et al. A Memristor Crossbar Array of Titanium Oxide for Non-Volatile Memory and Neuromorphic Applications. Semicond. Sci. Technol. 32, 65014 (2017).
- 29. Snider, G. S. Self-Organized Computation with Unreliable, Memristive Nanodevices. Nanotechnology. 18, 365202 (2007)
- 30. Zhu, X. et al. Observation of Conductance Quantization in Oxide-Based Resistive Switching Memory. Adv. Mater. 24, 3941–3946 (2012).
- 31. Jeong, D. S., Schroeder, H. & Waser, R. Impedance Spectroscopy of TiO₂ Thin Films Showing Resistive Switching. *Appl. Phys. Lett.* **89**, 2004–2007 (2006).
- 32. Sullaphen, J. et al. Interface Mediated Resistive Switching in Epitaxial NiO Nanostructures. Appl. Phys. Lett. 100, 203115 (2012).
- Sawa, A., Fujii, T., Kawasaki, M. & Tokura, Y. Interface Resistance Switching at a Few Nanometer Thick Perovskite Manganite Active Layers. Appl. Phys. Lett. 88, 2004–2007 (2006).
- 34. Yamamoto, T. *et al.* Formation of Transition Layers at Metalperovskite Oxide Interfaces Showing Resistive Switching Behaviors. *J. Appl. Phys.* **110**, 053707 (2011).
- 35. Gomez-Marlasca, F., Ghenzi, N., Rozenberg, M. J. & Levy, P. Understanding Electroforming in Bipolar Resistive Switching Oxides. Appl. Phys. Lett. 98, 042901 (2011).
- 36. Kim, K. M. et al. Electrically Configurable Electroforming and Bipolar Resistive Switching in Pt/TiO₂/Pt Structures. Nanotechnology. 21, 305203 (2010).
- 37. Jeong, D. S., Schroeder, H., Breuer, U. & Waser, R. Characteristic Electroforming Behavior in Pt/TiO₂/Pt Resistive Switching Cells Depending on Atmosphere. *J. Appl. Phys.* **104**, 123716 (2008).
- 38. Sharath, S. U. et al. Towards Forming-Free Resistive Switching in Oxygen Engineered HfO_{2-X}. Appl. Phys. Lett. 104, 063502 (2014).
- 39. Tulu, B., Chang, W. Z., Chu, J. P. & Wang, S. F. Forming-Free Resistive Switching Characteristics of 15 nm-Thick Multicomponent Oxide. *Applied Physics Letters* **103**, 252904 (2013).
- Pan, T.-M. & Lu, C.-H. Forming-Free Resistive Switching Behavior in Nd₂O₃, Dy₂O₃, and Er₂O₃ Films Fabricated in Full Room Temperature. Appl. Phys. Lett. 99, 113509 (2011).
- Prakash, A., Jana, D., Samanta, S. & Maikap, S. Self-Compliance-Improved Resistive Switching Using Ir/TaO_x/W Cross-Point Memory. Nanoscale Res. Lett. 8, 527 (2013).
- 42. Huang, R. et al. Compliance-Free ZrO₂/ZrO_{2-X}/ZrO₂ Resistive Memory with Controllable Interfacial Multistate Switching Behaviour. *Nanoscale Res. Lett.* **12**, 384 (2017).
- 43. Yang, R. et al. On-Demand Nanodevice with Electrical and Neuromorphic Multifunction Realized by Local Ion Migration. ACS Nano 6, 9515–9521 (2012).
- Wang, Z. et al. Engineering Incremental Resistive Switching in TaO_x Based Memristors for Brain-Inspired Computing. Nanoscale 8, 14015–14022 (2016).
- 45. Prezioso, M. et al. Training and Operation of an Integrated Neuromorphic Network Based on Metal-Oxide Memristors. Nature 521, 61–64 (2015).
- 46. Park, S. et al. Electronic System with Memristive Synapses for Pattern Recognition. Sci. Rep. 5, 10123 (2015).
- 47. You, B. K. et al. Reliable Memristive Switching Memory Devices Enabled by Densely Packed Silver Nanocone Arrays as Electric-Field Concentrators. ACS Nano 10, 9478–9488 (2016).

- 48. Jeong, Y., Kim, S. & Lu, W. D. Utilizing Multiple State Variables to Improve the Dynamic Range of Analog Switching in a Memristor. *Appl. Phys. Lett.* 107, 173105 (2015).
- Kim, S., Choi, S., Lee, J. & Lu, W. D. Tuning Resistive Switching Characteristics of Tantalum-Oxide Memristors through Si Doping. ACS Nano 8, 10262–10269 (2014).
- 50. Yu, S. et al. A Low Energy Oxide-Based Electronic Synaptic Device for Neuromorphic Visual Systems with Tolerance to Device Variation. Adv. Mater. 25, 1774–1779 (2013).
- 51. Wang, Z. et al. Memristors with Diffusive Dynamics as Synaptic Emulators for Neuromorphic Computing. Nat. Mater. 16, 101–108 (2016).
- 52. Wedig, A. et al. Nanoscale cation motion in TaO_x, HfO_x and TiO_x memristive systems. Nat. Nanotechnol. 11, 67–75 (2016).
- 53. Valov, I., Luebben, M., Wedig, A. & Waser, R. Mobile Ions, Transport and Redox Processes in Memristive Devices. ECS Transactions. 75, 27–39 (2016).
- Valov, I. Interfacial interactions and their impact on the redox-based resistive switching memories (ReRAMs). Semicond. Sci. Technol. 32, 093006 (2017).
- 55. Luebben, M. *et al.* Graphene-Modified Interface Controls Transition from VCM to ECM switching Modes in Ta/TaO_x Based Memristive Devices. *Adv. Mater.* 27, 6202 (2015).
- 56. Andrea, Z. Electrochemical Tantalum Oxide for Resistive Switching Memories. Adv. Mater. 1703357, https://doi.org/10.1002/adma.201703357 (2017).
- 57. Lee, C. B. et al. I. Highly Uniform Switching of Tantalum Embedded Amorphous Oxide Using Self-Compliance Bipolar Resistive Switching. IEEE Electron Device Lett. 32, 399–401 (2011).
- 58. Simpson, R., White, R. G., Watts, J. F. & Baker, M. A. XPS Investigation of Monatomic and Cluster Argon Ion Sputtering of Tantalum Pentoxide. *Appl. Surf. Sci.* **405**, 79–87 (2017).
- Yawar, A. et al. Investigation of Switching Phenomenon in Metal-Tantalum Oxide Interface. J. Nanosci. Nanotechnol. 15, 7564–7568 (2015).
- Privitera, S., Bersuker, G., Lombardo, S., Bongiorno, C. & Gilmer, D. C. Conductive filament structure in HfO₂ resistive switching memory devices. Solid-State Electronics. 111, 161–165 (2015).
- 61. Atluri, P. P. & Regehr, W. G. Determinants of the Time Course of Facilitation at the Granule Cell to Purkinje Cell Synapse. *J. Neurosci.* 16, 5661–5671 (1996).
- 62. Magleby, K. L. The Effect of Repetitive Stimulation on Facilitation of Transmitter Release at the Frog Neuromuscular Junction. *J. Physiol.* **234**, 327–352 (1973).
- 63. Yang, Y. & Lu, W. Nanoscale Resistive Switching Devices: Mechanisms and Modeling. Nanoscale 5, 10076-10092 (2013).
- 64. Park, G.-S. et al. In Situ Observation of Filamentary Conducting Channels in an Asymmetric TaO_{5-x}/TaO_{2-X} Bilayer Structure. Nature Communications 4, 2382 (2013).
- 65. Kim, S., Choi, S. & Lu, W. Comprehensive Physical Model of Dynamic Resistive Switching in an Oxide Memristor. ACS Nano 8, 2369–2376 (2014).
- 66. Chang, T., Jo, S.-H. & Lu, W. Short-Term Memory to Long-Term Memory Transition in a Nanoscale Memristor. ACS Nano 5, 7669–7676 (2011).
- 67. Chang, T. et al. Synaptic Behaviors and Modeling of a Metal Oxide Memristive Device. Appl. Phys. A Mater. Sci. Process. 102, 857–863 (2011).
- 68. Wang, Z. Q. et al. Synaptic Learning and Memory Functions Achieved Using Oxygen Ion Migration/diffusion in an Amorphous InGaZnO Memristor. Adv. Funct. Mater. 22, 2759–2765 (2012).
- 69. Ohno, T. *et al.* Short-Term Plasticity and Long-Term Potentiation Mimicked in Single Inorganic Synapses. *Nat. Mater.* **10**, 591–595 (2011).

Acknowledgements

This research was supported by the Nano Material Technology Development Program through the National Research Foundation of Korea (NRF) funded by the Ministry of science, ICT & Future Planning. (NRF-2016M3A7B4910426) as well as by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education (NRF-2016R1A6A1A03013422).

Author Contributions

Y. Abbas and C. Choi conceived, designed and supervised the experiments and wrote the paper. Y. Abbas, Y.R. Jeon, A.S. Sokolov performed the experiment. S. Kim and B. Ku contributed to collect the electrical data. C. Choi contributed to revise the manuscript. All authors reviewed the manuscript.

Additional Information

Competing Interests: The authors declare that they have no competing interests.

Publisher's note: Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit https://creativecommons.org/licenses/by/4.0/.

© The Author(s) 2018