RESEARCH ARTICLE | APRIL 13 2023

Low-frequency noise characteristics of indium–gallium–zinc oxide ferroelectric thin-film transistors with metal– ferroelectric–metal–insulator–semiconductor structure *O*

Wonjun Shin; Eun Chan Park; Ryun-Han Koo; ... et. al

Check for updates

Appl. Phys. Lett. 122, 152905 (2023) https://doi.org/10.1063/5.0140953



Articles You May Be Interested In

Vertical ferroelectric thin-film transistor array with a 10-nm gate length for high-density three-dimensional memory applications

Appl. Phys. Lett. (July 2022)

Oxide semiconductor-based ferroelectric thin-film transistors for advanced neuromorphic computing Appl. Phys. Lett. (January 2021)

 $\label{eq:correlated} Correlated motion dynamics of electron channels and domain walls in a ferroelectric-gate thin-film transistor consisting of a ZnO/Pb(Zr,Ti)O_3 stacked structure$

Journal of Applied Physics (October 2011)





Low-frequency noise characteristics of indium-gallium-zinc oxide ferroelectric thin-film transistors with metal-ferroelectricmetal-insulator-semiconductor structure

Cite as: Appl. Phys. Lett. 122 , 152905 (2023); doi: 10.1063/5.0140953		-t-	
Submitted: 1 January 2023 · Accepted: 1 April 2023 ·			
Published Online: 13 April 2023	View Online	Export Citation	CrossMark

Wonjun Shin,¹ (b) Eun Chan Park,² (b) Ryun-Han Koo,¹ Dongseok Kwon,¹ (b) Daewoong Kwon,^{3,a)} and Jong-Ho Lee^{1,4,a)} (b)

AFFILIATIONS

¹Inter-University Semiconductor Research Center, Department of Electrical and Computer Engineering, Seoul National University, Seoul 08826, South Korea

²Department of Electrical Engineering, Inha University, Incheon 22212, South Korea

³Department of Electronic Engineering, Hanyang University, Seoul 04763, South Korea

⁴Ministry of Science and ICT, Sejong 30121, South Korea

^{a)}Authors to whom correspondence should be addressed: dk79kwon@hanyang.ac.kr and jhl@snu.ac.kr

ABSTRACT

We investigate the low-frequency noise characteristics of indium–gallium–zinc oxide ferroelectric thin-film transistors (FeTFTs) with a metal– ferroelectric–metal–insulator–semiconductor (MFMIS) structure. MFMIS FeTFTs are fabricated with different metal-to-FE area ratios (A_M/A_Fs) . It is revealed that the noise generation mechanism differs depending on the operation region [low and high drain current (I_D) regions] and A_M/A_Fs . Excess noise in the low I_D region is observed in the MFMIS FeTFTs with A_M/A_Fs of 4 and 6 due to carrier mobility fluctuations. In the high I_D region, the carrier number fluctuation generates the 1/f noise of the devices regardless of the A_M/A_Fs .

Published under an exclusive license by AIP Publishing. https://doi.org/10.1063/5.0140953

Electronic integrated circuits (ICs) have advanced their performance through the continuous dimensional scaling of transistors. Following Moore's law, complementary metal–oxide–semiconductor technology doubles the number of transistors in logic and memory circuits every 2 years.^{1,2} With the emergence of the Internet of Things, the functional requirements of ICs have expanded to a wider range of applications, such as biomedical electronics, sensor technology, communication, neuromorphic computing, and quantum computing. Accordingly, the paradigm in the semiconductor business is shifting from "more Moore" to "more than Moore."^{3–5}

In the emerging more than Moore applications, ferroelectric thin-film transistors (FeTFTs) are gaining significant technological attention owing to their fast switching speed, low voltage operation, and low fabrication temperature.^{6–10} FeTFTs have exhibited excellent performance as chemical sensor platforms⁶ and artificial synapses in neuromorphic computing.^{7,9} Accordingly, extensive efforts have been made to improve the FeTFTs performance. From a material engineering perspective, various thermal or plasma treatments have been

proposed to improve the ferroelectricity in FeTFTs.^{11,12} From a structural perspective, various stack structures have been proposed. The most widely used stack is the metal–ferroelectric–insulator–semiconductor (MFIS) structure. However, it suffers from poor reliability and endurance due to the thermal budget and excessive field applied to the FE–insulator interface.¹³ To circumvent these problems, a metal–FE–metal–insulator–semiconductor (MFMIS) structure has been proposed.^{14,15} In the MFMIS stack, the capacitance ratio between the MFM and MIS could be controlled by changing the metal-to-FE area ratio (A_M/A_F). Thus, low-power operations and improvements in the reliability and endurance can be achieved.

Low-frequency noise (LFN) plays a vital role when MFMIS FeTFTs are integrated for the purpose of diverse applications. The LFN determines the noise level of the signal in sensor applications and, thus, defines the lowest detectable signal.^{16,17} In neuromorphic computing, 1/f noise and random telegraph noise significantly affect the learning accuracy of neural networks.^{18–20} Therefore, it is crucial to understand the LFN characteristics of the MFMIS FeTFTs.

In particular, the effects of phonon scattering caused by polarization on the LFN characteristics should be demonstrated. However, despite their relevance and significance, none of these features are investigated in MFMIS FeTFTs.

In this Letter, based on the above discussion, we fabricate MFMIS FeTFTs with hafnium zirconium oxide (HZO) as an FE layer and indium–gallium–zinc oxide (IGZO) as a conductive channel. Subsequently, the LFN characteristics of the fabricated FeTFTs are investigated. The power spectral densities (PSDs) of FeTFTs with different A_M/A_F 's are measured under various bias conditions. The noise-generation mechanisms in each device are demonstrated through a rigorous analysis.

Figures 1(a) and 1(b) show the schematic cross section of the fabricated MFMIS FeTFTs and the corresponding transmission electron microscopy (TEM) image, respectively. The FeTFTs were fabricated on a buffer oxide (SiO₂, 300 nm). A 35 nm of Mo is deposited as a bottom gate (BG) via DC sputtering process and patterned by dry etching. Subsequently, the FE layer (HZO, 7.5 nm) and a floating gate (FG, TiN, 25 nm) were deposited by thermal atomic layer deposition (ALD) and plasma-enhanced ALD, respectively. Thermal annealing was then performed at 500 °C for 30 s under N2 ambient conditions to induce ferroelectricity in HZO. A dielectric layer (ZrO2, 8 nm) was deposited by thermal ALD. Amorphous IGZO was deposited via radio frequency sputtering as a conductive channel and then patterned by wet etching with a diluted HCl solution. Mo was deposited as the source and drain by DC sputtering and etched using an SC-1 solution. Finally, the FeTFTs are annealed at 350 °C for 1 h under O2 ambient conditions to stabilize the IGZO channel. The channel width (W)/ length (L) of the device used in this study is $20/20 \,\mu$ m. Note that the A_M (area of TiN gate) is fixed, and the A_F (area of HZO) is modulated by changing the bottom gate area. As shown in Fig. 1(c), the ferroelectricity of HZO is investigated using positive-up-negative-down (PUND) measurements in the MFM stack with a frequency (f) of 100 kHz. Figure 1(d) shows the polarization vs voltage of the HZO,



FIG. 1. (a) Schematic cross section of MFMIS FeTFT. (b) TEM image of the gate stack. (c) Current vs voltage curves in PUND measurement at different bias conditions. (d) Polarization vs voltage curves at different bias conditions.

exhibiting a remnant polarization of 21.1 μ C/cm². For electrical and LFN measurements, a semiconductor device parameter analyzer (Agilent, B1500A), a low-noise current preamplifier (Stanford Research System, SR560), and a dynamic signal analyzer (Keysight, 35670A) were used.

Figure 2(a) shows the double-sweep transfer characteristics (I_D-V_{BG}) of the fabricated FeTFTs with different A_M/A_F 's. The bottom gate bias (V_{BG}) is swept from -4.5 to 4.5 V at a fixed drain-to-source bias (V_{DS}) of 0.1 V. In all the cases, the devices exhibit anticlockwise hysteresis originating from the polarization of HZO. With an increase in A_M/A_F from 2 to 6, the memory window at 10 nA is increased from 0.34 to 2.05 V. This is because a higher voltage is applied to HZO with an increase in A_M/A_F .

Figure 2(b) shows the drain current (I_D) PSD (S_{ID}) vs f of the FeTFTs with different A_M/A_F's. The PSD is measured at the erase state [high threshold voltage $(V_{\rm th})$ state] to avoid the $V_{\rm th}$ shift during the PSD measurement. The V_{BG} is changed to generate the I_{D} that ranges from 10 nA to 1 μ A in each device. Note that the two orders of the current range are enough to verify the noise source of the devices. In this study, the PSD is measured in the f range of 10 and 1.60×10^{3} Hz. It took a total of 20s to obtain the PSD in each bias condition. The PSD result shown is the average of 200 times PSD measurements, with one PSD measured for 0.1 s. In the measured f ranges, the devices exhibit $1/f^{\gamma}$ noise behavior ($\gamma = -\ln S_{\rm ID}/\ln f$). It has been reported that the 1/f noise in TFTs originates from the random fluctuation of the carrier number owing to the trapping/de-trapping process to/from the defects inside the gate oxide. Such behavior can be explained by the carrier number fluctuation (CNF) model. The CNF model is expressed as follows:²¹

$$\frac{S_{\rm ID}}{I_{\rm D}^2} = \left(\frac{g_{\rm m}}{I_{\rm D}}\right)^2 \frac{q^2 k_{\rm B} T N_{\rm T} \lambda}{W L C_{\rm ox}^2 f},\tag{1}$$

where $g_{\rm m}$ is the transconductance, q is the electron charge, $k_{\rm B}$ is the Boltzmann constant, T is the temperature, $N_{\rm T}$ is the volume trap density, λ is the tunneling attenuation coefficient, and $C_{\rm ox}$ is the gate oxide capacitance per unit area. To verify the explanation of the LFN characteristics of the FeTFTs by the CNF model, the PSD is measured at various $V_{\rm BG}$ s. Figures 3(a)–3(c) show the $I_{\rm D}$ normalized PSD ($S_{\rm ID}/I_{\rm D}^2$) of



FIG. 2. (a) I_D-V_{BG} of the FeTFTs with A_M/A_F 's of 2, 4, and 6. (b) S_{ID} vs *f* of the FeTFTs with A_M/A_F 's of 2, 4, and 6. The PSD of the FeTFTs with A_M/A_F 's of 2, 4, and 6 is measured at I_D of 20.3, 18.7, and 24.1 nA, respectively.

scitation.org/journal/apl





the FeTFTs with A_M/A_F of 2, 4, and 6. Note that V_{DS} is fixed at 0.1 V, and V_{BG} is changed to generate I_{DS} ranging from 20 nA to 1 μ A.

It is necessary to investigate the correlation between S_{ID}/I_D^2 and $(g_m/I_D)^2$ to verify the origin of 1/f noise. Figures 4(a)-4(c) show S_{ID}/I_D^2 sampled at 10 Hz and $(g_m/I_D)^2$ vs I_D of the FeTFTs with A_M/A_F 's of 2, 4, and 6, respectively. Note that the different values of the constant are multiplied by $(g_m/I_D)^2$ in each device for fitting. In the case of the FeTFT with an A_M/A_F of 2, S_{ID}/I_D^2 and $(g_m/I_D)^2$ exhibit the same tendency as I_D in all operating regions, demonstrating that the 1/ f noise of the device stems from the CNF. However, in FeTFTs with A_M/A_F 's of 4 and 6, the deviation of S_{ID}/I_D^2 to $(g_m/I_D)^2$ is observed in the low I_D region, as indicated by the ellipses in Figs. 4(b) and 4(c). Note that the five devices for each case are measured and the results were reproducible. The deviation of S_{ID}/I_D^2 and $(g_m/I_D)^2$ could be explained by the correlated mobility fluctuation (CMF) model by



FIG. 4. S_{ID}/l_D^2 sampled at 10 Hz and $(g_m/l_D)2$ vs l_D of the FeTFTs with A_M/A_F 's of (a) 2, (b) 4, and (c) 6, respectively. The deviation of S_{ID}/l_D^2 to $(g_m/l_D)2$ is noted by the ellipses in Figs. 4(b) and 4(c). (d) γ vs l_D of the FeTFTs with A_M/A_F 's of 2, 4, and 6.

multiplying $(1 \pm \alpha \mu_{eff} C_{ox} \frac{I_D}{g_m})^2$ to Eq. (1), where α is the scattering parameter that reflects how a variation in the oxide charge couples to the mobility and μ_{eff} is the effective mobility.²¹ According to the CMF model, the trapped carriers at the defects in gate oxide additionally fluctuate the carrier mobility through the Coulombic force. However, the CMF model cannot be used to explain the LFN characteristics of the devices. Because the CMF term is proportional to I_D/g_m , the model can account for the deviation of S_{ID}/I_D^2 and $(g_m/I_D)^2$ in the high I_D region. However, as shown in Figs. 4(b) and 4(c), the deviation is observed in the low I_D region.

In IGZO TFTs, 1/f noise is not only attributed to the CNF at the gate oxide-conductive channel interface but also to the bulk carrier mobility fluctuation (BMF) in the IGZO channel.^{22,23} When the TFT operates in the low I_D region and a conductive channel is formed broadly across the channel, bulk conduction plays a significant role.²³ In particular, the remote phonon scattering should be considered when the charge density in the conductive channel is low.²⁴ When HZO is polarized, the carrier mobility at the bulk of conductive channel fluctuates significantly owing to the remote phonon scattering. This is because the soft bonds in polarized FE materials, related to low-energy optical phonons, fluctuate carrier mobility.²⁵ When the BMF is dominant, S_{ID}/I_D^2 is expressed as follows:¹⁷

$$\frac{S_{ID}}{I_D^2} = \frac{\alpha_H \mu_{eff} 2kT}{fL^2 I},$$
(2)

where $\alpha_{\rm H}$ is Hooge's parameter that represents the magnitude of mobility scattering. According to (2), the $S_{\rm ID}/I_{\rm D}^{-2}$ decreases with a power of -1 in the log–log plot of $S_{\rm ID}/I_{\rm D}^{-2}$ vs $I_{\rm D}$, which is the case in the FeTFTs with $A_{\rm M}/A_{\rm F}$'s of 4 and 6 operating in the low $I_{\rm D}$ regions [Figs. 4(b) and 4(c)]. The polarization of HZO in the FeTFT increases with $A_{\rm M}/A_{\rm F}$, which can be confirmed by the increase in the memory window of FeTFTs [Fig. 2(a)]. Thus, a greater mobility fluctuation is induced in the low $I_{\rm D}$ region in the cases of the FeTFTs with larger $A_{\rm M}/A_{\rm F}$'s, increasing the 1/*f* noise. However, as the $I_{\rm D}$ increases, the number of electrons at the IGZO channel increases, screening the remote phonon scattering.²⁴ This is why the noise generation mechanism is changed from BMF to CNF with an increase in $I_{\rm D}$, even in the FeTFTs with larger $A_{\rm M}/A_{\rm F}$'s.

One might speculate that the remote phonon scattering would be screened by the FG (TiN), and thus, the impact of remote phonon

scattering in the devices should be insignificant. However, recent studies reported that the phonon scattering could be enhanced by the presence of a metal gate.²⁴ The boundary condition for electric potential at the channel–barrier interface can characterize the effect of the gate and the oxide on the channel. In this instance, the effects of the metal gate on the phonon scattering at a distance can be explained as follows: Scattering of electrons in the channel is caused by vibrational modes of the dielectric involving ionic displacements that generate large oscillating electric dipole fields. When a metal is present behind a thin dielectric, electrons respond quickly to the electric field generated by vibration. This generates a new field coming from image charges with the opposite sign. The modes whose dynamic dipole moments are aligned along the surface normal, which is the case for the device in this study, generate identical image dipoles, i.e., the total dipole moments are doubled, increasing scattering and thus reducing mobility.^{24,26}

The transition of the dominant noise source from carrier mobility fluctuation to CNF can be further confirmed by the different behavior of γ in relation to I_D . Figure 4(d) shows the γ vs I_D of the FeTFTs with A_M/A_F 's of 2, 4, and 6. The γ of the FeTFT with A_M/A_F of 2 has the same value regardless of the change in I_D . However, the γ value of the FeTFTs with A_M/A_F 's of 4 and 6 changes with respect to I_D . In the low I_D region, the γ value is much smaller than one. This is because the scattering rate of mobility fluctuation is more significant at the higher frequency.²⁷ However, as the dominant noise generation mechanism is changed to CNF with an increase in I_D , the γ value increases and approaches that of the FeFET with A_M/A_F of 2.

In this study, we fabricated IGZO FeTFTs with an MFMIS structure and investigated the LFN characteristics of the devices with different A_M/A_F 's. It was shown that the noise generation mechanisms differ depending on the A_M/A_F and I_D regions. In the low I_D regions, excess noise generated by the polarized HZO is observed in the FeTFTs with larger A_M/A_F 's owing to the increased mobility fluctuation caused by remote phonon scattering. In the high I_D regions, 1/fnoise is generated from the CNF regardless of the A_M/A_F . Considering that the ferroelectric TFTs with IGZO channels are seen as promising for new technologies in the future computing paradigm, understanding the LFN characteristics of this emerging devices should be crucial for its practical implementation.^{28–32} We believe that the results in this study based on their extensive understanding of electronics and applied physics paves the way for the further development for ferroelectric-based TFTs.

This research was supported in part by the National Research Foundation (NRF) funded by the Korean Ministry of Science and ICT under Grant No. 2022M3I7A2085479, in part by Samsung Research Funding & Incubation Center of Samsung Electronics under Project No. SRFC-TA2103-02, and in part by the BK21 FOUR program of the Education and Research Program for Future ICT Pioneers, Seoul National University in 2023.

AUTHOR DECLARATIONS

Conflict of Interest

The authors have no conflicts to disclose.

Author Contributions

W. Shin and E. C. Park contributed equally to this work.

Wonjun Shin: Conceptualization (equal); Data curation (equal); Formal analysis (equal); Writing – original draft (equal). Eun Chan Park: Conceptualization (equal); Formal analysis (equal); Methodology (lead). Ryun-Han Koo: Data curation (equal). Dongseok Kwon: Investigation (equal). Daewoong Kwon: Formal analysis (equal); Funding acquisition (equal); Supervision (equal). Jong-Ho Lee: Resources (equal); Supervision (equal); Writing – original draft (equal).

DATA AVAILABILITY

The data that support the findings of this study are available from the corresponding authors upon reasonable request.

REFERENCES

- ¹E. Mollick, IEEE Ann. Hist. Comput. 28, 62-75 (2006).
- ²R. R. Schaller, IEEE Spectrum **34**, 52–59 (1997).
- ³S. Wang, X. Liu, M. Xu, L. Liu, D. Yang, and P. Zhou, Nat. Mater. **21**, 1225–1239 (2022).
- ⁴L. Meng, N. Xin, C. Hu, H. A. Sabea, M. Zhang, H. Jiang, and X. Guo, Nat. Commun. 13, 1410 (2022).
- ⁵J. Shalf, Philos. Trans. R. Soc., A 378, 20190061 (2020).
- ⁶W. Shin, J. Yim, J. H. Bae, J. K. Lee, S. Hong, J. Kim, and J. H. Lee, Mater. Horiz. 9, 1623 (2022).
- ⁷C. P. Chou, Y. X. Lin, Y. K. Huang, C. Y. Chan, and Y. H. Wu, ACS Appl. Mater. Interfaces **12**, 1014–1023 (2020).
- ⁸W. C. Y. Ma, IEEE Trans. Electron Devices **69**, 6072 (2022).
- ⁹H. Joh, M. Jung, J. Hwang, Y. Goh, T. Jung, and S. Jeon, ACS Appl. Mater. Interfaces 14, 1326–1333 (2022).
- ¹⁰D. Lehninger, M. Ellinger, T. Ali, S. Li, K. Mertens, M. Lederer, and K. Seidel, Adv. Electron. Mater. 7, 2100082 (2021).
- ¹¹Mohit, K. I. Haga, and E. Tokumitsu, Jpn. J. Appl. Phys., Part 1 59, SMMB02 (2020).
- ¹²M. M. Hasan, M. M. Islam, R. N. Bukke, E. Tokumitsu, H. Y. Chu, S. C. Kim, and J. Jang, IEEE Electron Device Lett. 43, 725–728 (2022).
- ¹³T. Ali, K.Mertens, K. Kühnel, M. Rudolph, S. Oehler, D. Lehninger, L. M. Eng et al., Nanotechnology **32**, 425201 (2021).
- ¹⁴C. Sun, K. Han, S. Samanta, Q. Kong, J. Zhang, H. Xu, and X. Gong, in Symposium on VLSI Technology (IEEE, 2021).
- ¹⁵C. Sun, Z. Zheng, K. Han, S. Samanta, J. Zhou, Q. Kong, and X. Gong, IEEE Electron Device Lett. 42, 1786–1789 (2021).
- ¹⁶W. Liao, W. Wei, Y. Tong, A. Wong, W. K. Chim, and C. Zhu, <u>IEEE Electron Device Lett</u>. **38**, 1146–1149 (2017).
- ¹⁷W. Shin, G. Jung, S. Hong, Y. Jeong, J. Park, D. Jang, and J. H. Lee, Sens. Actuators, B **318**, 128087 (2020).
- ¹⁸Institute of Electrical and Electronics Engineers, in 49th European Solid-State Device Research Conference (ESSDERC) (IEEE, 2019).
- ¹⁹D. Kang, S. Jang, S. Choi, and S. Kim, Semicond. Sci. Technol. 36, 124001 (2021).
- ²⁰M. Zhao, B. Gao, J. Tang, H. Qian, and H. Wu, Appl. Phys. Rev. 7, 011301 (2020).
- ²¹G. Ghibaudo, Solid-State Electron. 32, 563–565 (1989).
- ²²W. Ye, Y. Liu, B. Wang, J. Huang, X. Xiong, and W. Deng, IEEE Trans. Electron Devices **69**, 6154–6156 (2022).
- ²³C. G. Theodorou, A. Tsormpatzoglou, C. A. Dimitriadis, S. A. Khan, M. K. Hatalis, J. Jomaah, and G. Ghibaudo, IEEE Electron Device Lett. **32**, 898–900 (2011).
- ²⁴K. Maitra, M. M. Frank, V. Narayanan, V. Misra, and E. A. Cartier, J. Appl. Phys. **102**, 114507 (2007).
- ²⁵W. Shin, J. H. Bae, S. Kim, K. Lee, D. Kwon, B. G. Park, and J. H. Lee, <u>IEEE</u> <u>Electron Device Lett.</u> **43**, 13–16 (2022).
- ²⁶B. Laikhtman and P. M. Solomon, J. Appl. Phys. **103**, 014501 (2008).
- 27 R. Jayaraman and C. G. Sodini, IEEE Trans. Electron Devices 36, 1773–1782 (1989).

- ²⁸W. Shin, J. H. Bae, J. Kim, R. H. Koo, J. J. Kim, D. Kwon, and J. H. Lee, Appl. Phys. Lett. **121**, 163501 (2022).
- ²⁹G. Liu, S. Rumyantsev, M. S. Shur, and A. A. Balandin, Appl. Phys. Lett. 102, 093111 (2013).
- ³⁰W. Shin, R. H. Koo, K. K. Min, D. Kwon, J. J. Kim, D. Kwon, and J. H. Lee, IEEE Electron Device Lett. 44, 345–348 (2023).
- ³¹S. L. Rumyantsev, C. S. Jiang, R. Samnakay, M. S. Shur, and A. A. Balandin, <u>IEEE Electron Device Lett.</u> **36**, 517–519 (2015).
- ³²W. Shin, J. Kim, G. Jung, S. Ju, S. H. Park, Y. Jeong, and J. H. Lee, "In-memory-computed low-frequency noise spectroscopy for selective gas detection using a reducible metal oxide," Adv. Sci. 10, 2205725 (2023).