Received 29 August 2021; revised 22 October 2021 and 27 October 2021; accepted 2 November 2021. Date of publication 15 November 2021; date of current version 16 February 2022. The review of this article was arranged by Editor S. Menzel.

Digital Object Identifier 10.1109/JEDS.2021.3127955

# Ferroelectric-Metal Field-Effect Transistor With Recessed Channel for 1T-DRAM Application

KITAE LEE<sup>[]</sup> 1,2 (Graduate Student Member, IEEE), SIHYUN KIM<sup>[]</sup> 1,2 (Graduate Student Member, IEEE),

JONG-HO LEE<sup>® 1,2</sup> (Fellow, IEEE), BYUNG-GOOK PARK<sup>® 1,2</sup> (Fellow, IEEE), AND DAEWOONG KWON<sup>® 3</sup>

Department of Electrical and Computer Engineering, Seoul National University, Seoul 08826, South Korea
Inter-University Semiconductor Research Center, Seoul National University, Seoul 08826, South Korea
Department of Electrical Engineering, Inha University, Incheon 22212, South Korea

CORRESPONDING AUTHORS: D. KWON AND B.-G. PARK (e-mail: dw79kwon@inha.ac.kr; bgpark@snu.ac.kr)

This work was supported in part by the BK21 FOUR Program of the Education and Research Program for Future ICT Pioneers, Seoul National University in 2021; in part by the Future Semiconductor Device Technology Development Program funded by Ministry of Trade, Industry and Energy (MOTIE) and Korea Semiconductor Research Consortium (KSRC) under Grant 10067739 and Grant 20010847; in part by the National Research Foundation (NRF) funded by the Korean Ministry of Science and ICT under Grant 2020M3F3A2A01081670 and Grant 2020M3F3A2A01081666; in part by Synopsys Inc; and in part by the Samsung Electronics Co., Ltd under Grant IO210518-08644-01.

**ABSTRACT** The ferroelectric-metal field-effect transistor with recessed channel (RC-FeMFET) is proposed for one transistor dynamic random-access memory (1T-DRAM). Through technology computer-aided design (TCAD) simulations, the effects of inter-metal insertion on the FeFET with recessed channel (RC-FeFET) is identified. By evaluating electric field (e-field) across interlayer (IL) and memory window (MW), the improvements of program/erase cycling endurance and read current sensing margin (RSM) are verified in the RC-FeMFET. Moreover, considering program voltage (V<sub>W</sub>) and polarization switching time ( $\tau_p$ ), the guide line of the RC-FeMFET design is provided in terms of e-field across IL and MW for 1T-DRAM applications.

**INDEX TERMS** Ferroelectric-gate field-effect transistor (FeFET), Ferroelectric devices, one transistor dynamic random-access memory (1T-DRAM), endurance characteristics of FeFET, recess channel.

# I. INTRODUCTION

One transistor dynamic random-access memory (1T-DRAM) has been extensively researched to overcome the scaling limitation of conventional one transistor-one capacitor (1T1C) DRAMs [1]-[5]. Especially, ferroelectric-gate fieldeffect transistors (FeFETs) have been considered as one of the strongest candidates because they are not only completely compatible with the fabrication process of existing DRAM cell transistors, but also fast program/erase speeds, a high on/off current ratio for stable read current sensing margin (RSM), and robust data retention are achievable [6], [7]. Typically, FeFETs have SiO<sub>2</sub> interlayer (IL)/hafnium zirconium oxide (HZO) ferroelectric layer (FE)/metal gate stacks where  $\sim 1 \text{ nm IL}$  is inevitable to suppress depolarization field and to maximize voltage drop across FE. Although the voltage drop is enhanced and program voltage  $(V_W)$  is reduced by thinning the SiO<sub>2</sub>, the electric field (e-field) across the SiO<sub>2</sub> is still relatively high

and comparable to the breakdown field of the SiO<sub>2</sub> layer, which limits the program/erase (P/E) cycling endurance to  $< 10^{6}$  [7]–[11]. In this regard, for the commercialization of FeFETs as 1T-DRAM, the e-field across the SiO<sub>2</sub> IL (E<sub>IL</sub>) should be minimized to obtain robust endurance characteristics without sacrificing the voltage drop over the FE [12], [13].

In order to obtain reduced  $E_{IL}$  and enhanced electric field across FE ( $E_{FE}$ ), the researches on planar ferroelectric-metal field-effect transistors (FeMFET) with the area ratio between metal-ferroelectric-metal (MFM) capacitor and underlying MOSFET have also been conducted [14], [15]. Obviously, the planar FeMFETs decrease  $E_{IL}$  and increase  $E_{FE}$  simultaneously, which ensures robust endurance and wide memory window (MW). However, they have the disadvantage in terms of area scaling because the foot print of the planar FeMFETs is determined by the large area of the MOSFET. Thus, the novel device structure of FeMFETs is required to secure the



**FIGURE 1.** (a) The device structure of the ferroelectric-metal field-effect transistor with recessed channel (RC-FeMFET). (b) The device parameters used in technology computer-aided design (TCAD) simulations. (c) The calibration results for P-E curve of metal-ferroelectric-metal (MFM) capacitor and hysteretic drain current ( $I_D$ )-gate voltage ( $V_G$ ) curve of planar FeFET.

high endurance and wide MW without sacrificing the foot print of the conventional DRAM cell transistors.

In this paper, the ferroelectric-metal field-effect transistor with recessed channel (RC-FeMFET) is proposed for 1T-DRAM applications. The RC-FeMFET is designed to secure three important advantages as a 1T-DRAM: 1) High performance, 2) Robust reliability, 3) Easy scalability, and 4) Complete process compatibility with those of conventional DRAM cell transistors. To verify the feasibility of the RC-FeMFET, technology computer-aided design (TCAD) simulations are performed with the calibrated device parameters by experimentally extracted electrical characteristics from the fabricated planar FeFET [16]. In particular, the effects of the metal insertion between IL/high-k dielectric layer (HK) and FE on MW, E<sub>IL</sub>, V<sub>W</sub>, and operation speeds are rigorously investigated.

#### **II. DEVICE STRUCTURE AND SIMULATION PARAMETERS**

The device structure and fabrication method of RC-FeFET were demonstrated in our previous work [16]. Figs. 1(a)-(b) show the device structure of the proposed RC-FeMFET and the device parameters for SENTAURUS TCAD simulations. In the simulations, PhuMob and HighFieldSaturation are used as a mobility model, and Hurkx Band2Band and SRH are applied as a recombination model. The Preisach model parameters and physical thickness of IL/FE are referred from the previous research to reflect ferroelectric switching dynamics [16]. The Preisach model is expressed as follow.

$$P_{aux} = c \cdot P_s \cdot \tanh(w \cdot (E \pm E_c)) + P_{off} \tag{1}$$

14

where E is electric field,  $P_{aux}$  is auxiliary polarization and

$$w = \frac{1}{2F_c} \ln \frac{P_s + P_r}{P_s - P_r} \tag{2}$$

where P<sub>s</sub> is saturation polarization, P<sub>r</sub> is remanent polarization,  $E_c$  is coercive field. Fig. 1(c) shows the calibration result of polarization vs electric field (P-E) curve from metalferroelectric-metal (MFM) capacitor and hysteretic drain current  $(I_D)$ -gate voltage  $(V_G)$  curve from planar FeFET, which are used to determine the ferroelectric parameters of the Preisach model [16]. There might be discrepancy of the ferroelectric parameters between planar and non-planar structures. Even, it has been reported that the polarization of FE materials in curved structures [17] is enhanced compared to that in planar structures. That is, it means that the performance of FeFETs with curved structures is underestimated when the same device parameters are used. Therefore, to investigate the changes of device performances induced by a structural change, it is acceptable to use the same device parameters as those of the planar device for simulations of curved structures.

The key process flow of the proposed RC-FeMFET is depicted in Fig. 2. The RC-FeMFET can be fabricated by inserting an additional atomic layer deposition (ALD) intermetal layer (IM) between IL and FE (Fig. 2d). Here, to prevent the electron charging in the IM by tunneling current through IL, 4 nm of high- $\kappa$  (HK) HfO<sub>2</sub> was inserted between IL and IM. Also, the buried gate can be constructed by an etch-back process after the chemical mechanical polishing (CMP) of the gate metal as shown in Fig. 2(e) [18], [19]. The buried gate structure is essential to alleviate the capacitive coupling between the source/drain and the IM in RC-FeMFET.

# **III. RESULTS AND DISCUSSION**

In the previous study [16], the RC-FeFET was proposed to improve the endurance characteristic which is one of the critical problems for the commercialization of FeFETs. Although the wide MW by the enhancement of EFE and reduced  $E_{II}$  was achieved in the RC-FeFET, there are two limitations in terms of the device structure. 1) once the radius of recessed channel and the thicknesses of IL/FE are determined, the radius ratio [radius of IL  $(R_{IL})$ /radius of FE  $(R_{FE})$ ] of FE and IL is not adjustable and the increase of the ratio is limited. 2) there is no benefit for the reduction of  $E_{IL}$  at the not-rounded region of the channel and thereby the flat region (the weakest region) can be the bottleneck to the endurance improvement. Although the height of the flat region (H<sub>flat</sub>, shown in Fig. 1a) could be controlled by delicate dry-etching into the silicon substrate, the flat region cannot be perfectly removed by the variations of the dry-etching and source/drain dopants diffusion.

Here, the RC-FeMFET can solve both of these problems simultaneously by inserting IM between IL/HK and FE. Because the IM occupies the physical space in the recessed area without voltage drop,  $R_{FE}$  is diminished with



FIGURE 2. The schematic diagram of process flow of RC-FeMFET. The key processes are depicted on (a)-(f).



**FIGURE 3.** (a) The electric field (e-field) contours of conventional FeFET with recessed channel (RC-FeFET) and RC-FeMFET at gate voltage ( $V_G$ ) = 1.5 V. The reduction of averaged e-field over IL ( $E_{IL}$ ) is confirmed in RC-FeMFET. (b) The  $I_D$ - $V_G$ s curves of RC-FeFET and RC-FeMFET at 50 mV of drain voltage. The memory window (MW) of RC-FeMFET is wider than that of RC-FeFET.

unchanged  $R_{IL+HK}$  (namely, increasing radius ratio) and hence both  $E_{FE}$  enhancement and  $E_{IL}$  reduction are achievable (Fig. 3a) as compared to the RC-FeFET. The RC-FeFET with IL/HK/FE stacks is not analyzed since it can be easily expected that the MW is diminished by the reduced  $E_{FE}$ (namely, by voltage dividing between IL and HK) without the IM. Accordingly, the hysteretic  $I_D$ - $V_G$ s curves of Fig. 3(b) confirm that the RC-FeMFET has the wider MW than the RC-FeFET thanks to the enhanced  $E_{FE}$ . Also, it should be noted that the reduced  $E_{IL}$  is uniformly distributed over all the channel regions of the RC-FeMFET since the



**FIGURE 4.** The e-field contours of RC-FeMFET with (a) 1 nm, (b) 3 nm, and (c) 5 nm of inter-metal layer thickness ( $t_{IM}$ ). The thicker  $t_{IM}$  causes reduced  $E_{IL}$ . (d) The hysteretic  $I_D$ - $V_G$ s with respect to  $t_{IM}$ . The MW of RC-FeMFET is increased with the thicker  $t_{IM}$ .

inserted IM should have equipotential. That is, in spite of the non-rounded part of the channel, the  $E_{IL}$  is averaged along the entire recessed channel and the weakest point for endurance disappears by the uniform distribution of the averaged  $E_{IL}$ .

As above-mentioned, the thickness of IM is the critical parameter which can significantly affect the electrical characteristics of the RC-FeMFET. It can be easily expected that  $R_{FE}$  is determined by eq. (1) once the radius of recessed channel and the thicknesses of IL/HK ( $t_{IL+HK}$ )/IM ( $t_{IM}$ ) are selected by considering the spatial restriction. It means that averaged  $E_{IL}$  and  $E_{IM}$  can be modulated by  $t_{IM}$ .

$$R_{FE} = R_{IL+HK} - t_{IL+HK} - t_{IM} \tag{3}$$

Figs. 4(a)–(c) depict the e-field contours with respect to  $t_{IM}$ . Expectedly, the  $E_{IL}$  is reduced and the  $E_{FE}$  is enhanced with the thicker  $t_{IM}$  based on the gauss law. The general gauss's law in a spherical surface is defined as

$$\Phi_E = \oint \overrightarrow{E} \cdot dA = \frac{q}{\epsilon_0} \tag{4}$$

where  $\vec{E}$  is electric field, A is area, q is elementary charge, and  $\varepsilon_0$  is the vacuum permittivity, but in a cylindrical conductor, it can be summarized as follows.

$$E = \frac{\lambda}{4\pi\epsilon_0 R} \tag{5}$$

where  $\lambda$  is the line charge density,  $\varepsilon_0$  is the vacuum permittivity and R is the distance from the conductor. In the case of the recessed channel FeFET, it has a cylinder-shaped gate cut in half and the radius of the FE (namely, distance from the conductor) is smaller than that of the IL+HK because the FE is deposited on top of the IL+HK. Accordingly, the electric field across the FE becomes larger than that over the IL since  $R_{FE}$  is smaller than  $R_{IL+HK}$ . Moreover, according to the Gaussian law described above, it is evident that the electric field near the top surface is larger. That is, the amount of polarization is changed with respect to the location of the FE layer, and the polarization near the top surface becomes larger. In the Preisach model, this effect is reflected because the polarization is determined by the electric field inside the FE. The planar channel FeFET do not have the distribution of polarization in the thickness direction of FE, whereas, for the recessed channel FeFET, it is observed that the polarization becomes larger as the FE is closer to the gate. The effect of the enhanced EFE can be confirmed by the extended MW in Fig. 4(d). However, considering that the small  $R_{\rm FE}$  change by  $t_{\rm IM}=1$  nm makes the similar MW to that by  $t_{IM} = 5$  nm, the improved MW of the RC-FeMFET (Fig. 3b) cannot be explained only by the EFE enhancement. This can be understood by noticing that the potential of the IM in RC-FeMFET is uniformly distributed by the averaged E<sub>IL</sub>/E<sub>FE</sub> and thereby it has the uniform energy band along the channel. In contrast, the RC-FeFET has the nonuniform polarization and energy band distribution along the channel (Fig. 3a) and its threshold voltage is determined by the highest energy barrier [20]-[22], meaning that the larger  $V_{\rm G}$  is required than the RC-FeMFET for the same MW. Therefore, it is proved that the improved MW of the RC-FeMFET results from the combination of the enhanced EFE and the uniform EIL/EFE distribution by the IM introduction.

Fig. 5 shows the energy band diagrams of source-side gate dielectric stacks at  $V_G = 3$  V. It is confirmed that the RC-FeMFET has the enhanced  $E_{FE}$  and reduced  $E_{IL}$ even at the source-side not-rounded region by the insertion of equipotential IM which causes uniform  $E_{IL}/E_{FE}$ . Here, it should be noted that charge trapping between FE and IL (RC-FeFET) and IM charging (RC-FeMFET) can also reduce MW and degrade endurance characteristics [8], [23]. In addition, power consumption can be increased by the gate leakage current based on direct tunneling via the thin IL, which must be considered in FeMFETs with IM. However, the insertion of HK not only inhibits IM charging caused by



FIGURE 5. The energy band diagrams of (a) RC-FeFET and (b) RC-FeMFET across source-side gate stacks at  $V_G = 3$  V. The E<sub>IL</sub>s are 8.8 and 2.1 MV/cm for RC-FeFET and RC-FeMFET, respectively.



**FIGURE 6.** (a) The timing diagram of pulse program operation. The MWs of (b) RC-FeMFET and (c) RC-FeFET as functions of polarization switching time ( $\tau_P$ ) and V<sub>W</sub>. The solid line indicates contour line which shows the correlation between  $\tau_P$  and program voltage (V<sub>W</sub>) required for 1 V of MW. The dotted line and arrow denote V<sub>W</sub> required for 1 V of MW with 30 ns of  $\tau_P$ .

tunneling current, but also contributes to the  $E_{IL}$  reduction and  $E_{FE}$  enhancement [14], [15].

To validate the feasibility of the RC-FeMFET to 1T-DRAM, pulse program operations are investigated considering write recovery time ( $t_{WR}$ ) of DRAMs. Since the  $t_{WR}$  of state-of-art DRAM cell transistors is about 15 ns, the program pulse width ( $t_W$ ) is set to 15 ns in this work [2], [24], [25]. Fig. 6(a) shows the timing diagram of the pulse program operation, where the difference of remanent polarization between programed and erased states (namely,  $P_{up} - P_{down}$ ) is defined as  $\Delta P_r$ . MWs are calculated from the  $\Delta P$  of the pulse program by using the correlation between MW and  $\Delta P$  extracted from the hysteretic  $I_D - V_G$  characteristics. Figs. 6(b) and (c) indicate the



**FIGURE 7.** The maximum e-field across IL ( $E_{IL,max}$ ) of (a) RC-FeMFET and (b) RC-FeFET as functions of  $\tau_P$  and  $V_W$ . The solid and dotted lines indicate contour lines required for  $E_{IL,max} = 8$  MV/cm and MW = 1 V, respectively.

MWs of RC-FeMFET and RC-FeFET with respect to the polarization switching time  $(\tau_P)$  and  $V_W$ , respectively. The MWs are extracted at  $I_{\rm D} = 10^{-9}$  A. The V<sub>W</sub> < 3 V is used by considering the  $V_{\rm G}$  of standard DRAM cells and the  $\tau_{\rm P}$ with the range from 5 to 100 ns is applied since HfO<sub>2</sub>-based ferroelectric materials with  $\tau_P < 10$  ns have been reported in previous studies [26]–[28]. It is observed that the range of  $\tau_P$  and  $V_W$  required for MW > 1 V is much wider in RC-FeMFET than RC-FeFET (MW > 1 V is sufficient to achieve the RSM for stable 1T-DRAM operations). This implies that the RC-FeMFET needs the smaller V<sub>W</sub> for the same MW. For instance, for MW of 1 V with  $\tau_P = 30$  ns, the MW contours of Figs. 6(b)-(c) show that 2.0 V (RC-FeMFET) and 2.4 V (RC-FeFET) of V<sub>W</sub> are required, respectively. This result proves that the RC-FeMFET is advantageous in terms of power efficiency as well.

To evaluate the design margin of the proposed RC-FeMFET, the maximum e-field across IL (EIL max) is also investigated since the EIL.max is the critical parameter directly related to the endurance characteristics of FeFETs. Figs. 7(a)-(b) show the E<sub>IL.max</sub> contours of RC-FeMFET and RC-FeFET as functions of V<sub>W</sub> and  $\tau_P$ , respectively. According to previous studies, the breakdown strength is between 8 and 10 MV/cm for the SiO<sub>2</sub> deposited by chemical vapor deposition (CVD) [29]. Thus, assuming that the 8 MV/cm is the E<sub>IL.max</sub> for stable P/E cycling endurance, the RC-FeMFET has the much wider design margin of V<sub>W</sub> and  $\tau_P$  (space between dotted and solid lines shown in Figs. 7a-b). Consequently, based on the contours of MW and E<sub>IL.max</sub>, it is confirmed that high performance and reliability 1T-DRAM operations can be stably realized using the RC-FeMFET only by introducing IM to recessed channel device structure which is completely compatible with industry-standard DRAM cell transistors.

# **IV. CONCLUSION**

In this letter, we propose the RC-FeMFET as the 1T-DRAM with high performance and robust reliability. The results of TCAD simulations provided that the wide MW of the RC-FeMFET comes from the combination of the enhanced  $E_{FE}$ and the uniform  $E_{IL}/E_{FE}$  distribution by the IM insertion. To verify the feasibility of the RC-FeMFET, the MW and  $E_{IL}$ are analyzed with  $t_W = 15$  ns in terms of  $V_W$  and  $\tau_P$ . As a result, it is found that high performance and endurance robust 1T-DRAM operations can be stably realized with the RC-FeMFET. Furthermore, the guide line of the RC-FeMFET device design is provided in terms of  $E_{IL}$  and MW with respect to  $V_W$ ,  $t_W$ , and  $\tau_P$  for 1T-DRAM applications

# REFERENCES

- E. Yu, S. Cho, H. Shin, and B. Park, "A band-engineered onetransistor DRAM with improved data retention and power efficiency," *IEEE Electron Device Lett.*, vol. 40, no. 4, pp. 562–565, Apr. 2019, doi: 10.1109/LED.2019.2902334.
- [2] K. K. Min, S. Hwang, J. Lee, and B. Park, "Vertical inner gate transistors for 4F2 DRAM cell," *IEEE Trans. Electron Devices*, vol. 67, no. 3, pp. 944–948, Mar. 2020, doi: 10.1109/TED.2020.2967392.
- [3] J. H. Seo et al., "Fabrication and characterization of a thin-body poly-Si 1T DRAM with charge-trap effect," *IEEE Electron Device Lett.*, vol. 40, no. 4, pp. 566–569, Apr. 2019, doi: 10.1109/LED.2019.2901003.
- [4] H. Kim, S. Yoo, I.-M. Kang, S. Cho, W. Sun, and H. Shin, "Analysis of the sensing margin of silicon and poly-Si 1T-DRAM," *Micromachines*, vol. 11, no. 2, p. 228, 2020, doi: 10.3390/mi11020228.
- [5] S. Cristoloveanu *et al.*, "A review of the Z<sup>2</sup>-FET 1T-DRAM memory: Operation mechanisms and key parameters," *Solid-State Electron.*, vol. 143, pp. 10–19, May 2018, doi: 10.1016/j.sse.2017.11.012.
- [6] C.-H. Cheng and A. Chin, "Low-leakage-current DRAM-like memory using a one-transistor ferroelectric MOSFET with a Hf-based gate dielectric," *IEEE Electron Device Lett.*, vol. 35, no. 1, pp. 138–140, Jan. 2014, doi: 10.1109/LED.2013.2290117.
- [7] Q. Luo *et al.*, "Hybrid 1T e-DRAM and e-NVM realized in one 10 nm node ferro FinFET device with charge trapping and domain switching effects," in *Proc. IEEE IEDM*, 2018, pp. 2.6.1–2.6.4, doi: 10.1109/IEDM.2018.8614650.
- [8] E. Yurchuk *et al.*, "Origin of the endurance degradation in the novel HfO2-based 1T ferroelectric non-volatile memories," in *Proc. IEEE Int. Rel. Phys. Symp.*, 2014, pp. 2E.5.1–2E.5.5, doi: 10.1109/IRPS.2014.6860603.
- [9] J. Muller *et al.*, "High endurance strategies for hafnium oxide based ferroelectric field effect transistor," in *Proc. 16th Non-Volatile Memory Technol. Symp. (NVMTS)*, 2016, pp. 1–7, doi: 10.1109/NVMTS.2016.7781517.
- "FeFET: [10] S. Beyer et al., Α versatile CMOS comdevice with potential," patible game-changing in 2020, pp. 1-4, Proc. IEEE Int. Memory Workshop (IMW), doi: 10.1109/IMW48823.2020.9108150.
- [11] M. Trentzsch *et al.*, "A 28nm HKMG super low power embedded NVM technology based on ferroelectric FETs," in *Proc. IEEE IEDM*, 2016, pp. 11.5.1–11.5.4, doi: 10.1109/IEDM.2016.7838397.
- [12] A. J. Tan *et al.*, "Ferroelectric HfO<sub>2</sub> Memory Transistors With Highκ Interfacial Layer and Write Endurance Exceeding 10<sup>10</sup> Cycles," *IEEE Electron Device Lett.*, vol. 42, no. 7, pp. 994–997, Jul. 2021, doi: 10.1109/LED.2021.3083219.
- [13] M. C. Nguyen, S. Kim, K. Lee, J. Y. Yim, R. Choi, and D. Kwon, "Wakeup-free and endurance-robust ferroelectric fieldeffect transistor memory using high pressure annealing," *IEEE Electron Device Lett.*, vol. 42, no. 9, pp. 1295–1298, Sep. 2021, doi: 10.1109/LED.2021.3096248.
- [14] K. Ni *et al.*, "SoC logic compatible multi-bit FeMFET weight cell for neuromorphic applications," in *Proc. IEEE IEDM*, 2018, pp. 13.2.1–13.2.4, doi: 10.1109/IEDM.2018.8614496.
- [15] A. Kazemi, R. Rajaei, K. Ni, S. Datta, M. Niemier, and X. S. Hu, "A hybrid FeMFET-CMOS analog synapse circuit for neural network training and inference," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, 2020, pp. 1–5, doi: 10.1109/ISCAS45731.2020.9180722.

- [16] K. Lee, J. Bae, S. Kim, J. Lee, B. Park, and D. Kwon, "Ferroelectricgate field-effect transistor memory with recessed channel," *IEEE Electron Device Lett.*, vol. 41, no. 8, pp. 1201–1204, Aug. 2020, doi: 10.1109/LED.2020.3001129.
- [17] S. S. Nonnenmann, O. D. Leaffer, E. M. Gallo, M. T. Coster, and J. E. Spanier, "Finite curvature-mediated ferroelectricity," *Nano Lett.*, vol. 10, no. 2, pp. 542–546, 2010, doi: 10.1021/nl903384p.
- [18] K. K. Min *et al.*, "Study on the sub-threshold margin characteristics of the extremely scaled 3-D DRAM cell transistors," in *Proc. IEEE IMW*, 2015, pp. 1–4, doi: 10.1109/IMW.2015.7150305.
- [19] S. Hong, "Memory technology trend and future challenges," in *Proc. IEEE IEDM*, 2010, pp. 12.4.1–12.4.4, doi: 10.1109/IEDM.2010.5703348.
- [20] K. Lee, S. Kim, J.-H. Lee, D. Kwon, and B.-G. Park, "Analysis on reverse drain-induced barrier lowering and negative differential resistance of ferroelectric-gate field-effect transistor memory," *IEEE Electron Device Lett.*, vol. 41, no. 8, pp. 1197–1200, Aug. 2020, doi: 10.1109/LED.2020.3000766.
- [21] C. Jin, T. Saraya, T. Hiramoto, and M. Kobayashi, "Physical mechanisms of reverse DIBL and NDR in FeFETs with steep subthreshold swing," *IEEE J. Electron Devices Soc.*, vol. 8, pp. 429–434, 2020, doi: 10.1109/JEDS.2020.2986345.
- [22] C. Jin, T. Saraya, T. Hiramoto, and M. Kobayashi, "Transient negative capacitance as cause of reverse drain-induced barrier lowering and negative differential resistance in ferroelectric FETs," in *Proc. Symp. VLSI Technol.*, 2019, pp. T220–T221, doi: 10.23919/VLSIT.2019.8776583.

- [23] E. Yurchuk *et al.*, "Charge-trapping phenomena in HfO<sub>2</sub>-based FeFETtype nonvolatile memories," *IEEE Trans. Electron Devices*, vol. 63, no. 9, pp. 3501–3507, Sep. 2016, doi: 10.1109/TED.2016.2588439.
- [24] L. Hyunjin *et al.*, "Fully integrated and functioned 44nm DRAM technology for 1GB DRAM," in *Proc. Symp. VLSI Technol.*, 2008, pp. 86–87, doi: 10.1109/VLSIT.2008.4588572.
- [25] X. Zhang, Y. Zhang, B. R. Childers, and J. Yang, "Exploiting DRAM restore time variations in deep sub-micron scaling," in *Proc. DATE*, 2015, pp. 477–482.
- [26] X. Lyu, M. Si, P. R. Shrestha, K. P. Cheung, and P. D. Ye, "First direct measurement of sub-nanosecond polarization switching in ferroelectric hafnium zirconium oxide," in *Proc. IEEE IEDM*, 2019, pp. 15.2.1–15.2.4, doi: 10.1109/IEDM19573.2019.8993509.
- [27] W. Chung, M. Si, P. R. Shrestha, J. P. Campbell, K. P. Cheung, and P. D. Ye, "First direct experimental studies of Hf0.5Zr0.5O2 ferroelectric polarization switching down to 100-picosecond in sub-60mV/dec germanium ferroelectric nanowire FETs," in *Proc. Symp. VLSI Technol.*, 2018, pp. 89–90, doi: 10.1109/VLSIT.2018.8510652.
- [28] M. Si *et al.*, "Ultrafast measurements of polarization switching dynamics on ferroelectric and anti-ferroelectric hafnium zirconium oxide," *Appl. Phys. Lett.*, vol. 115, no. 7, 2019, Art. no. 072107, doi: 10.1063/1.5098786.
- [29] S. E. Alexandrov, N. McSporran, and M. L. Hitchman, "Remote AP-PECVD of silicon dioxide films from hexamethyldisiloxane (HMDSO)," *Chem. Vapor Deposition*, vol. 11, nos. 11–12, pp. 481–490, 2005, doi: 10.1002/cvde.200506385.