Decidable dataflow models for signal processing: Synchronous dataflow and its extensions
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Ha, Soonhoi | - |
dc.contributor.author | Oh, Hyunok | - |
dc.date.accessioned | 2022-07-07T02:45:49Z | - |
dc.date.available | 2022-07-07T02:45:49Z | - |
dc.date.created | 2021-05-11 | - |
dc.date.issued | 2013-01 | - |
dc.identifier.issn | 0000-0000 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/142738 | - |
dc.description.abstract | Digital signal processing algorithms can be naturally represented by a dataflow graph where nodes represent function blocks and arcs represent the data dependency between nodes. Among various dataflow models, decidable dataflow models have restricted semantics so that we can determine the execution order of nodes at compile-time and decide if the program has the possibility of buffer overflow or deadlock. In this chapter, we explain the synchronous dataflow (SDF) model as the pioneering and representative decidable dataflow model and its decidability focusing on how the static scheduling decision can be made. In addition the cyclo-static dataflow model and a few other extended models are briefly introduced to show how they overcome the limitations of the SDF model. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | Springer New York | - |
dc.title | Decidable dataflow models for signal processing: Synchronous dataflow and its extensions | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Oh, Hyunok | - |
dc.identifier.doi | 10.1007/978-1-4614-6859-2_33 | - |
dc.identifier.scopusid | 2-s2.0-85011347970 | - |
dc.identifier.bibliographicCitation | Handbook of Signal Processing Systems: Second Edition, pp.1083 - 1109 | - |
dc.relation.isPartOf | Handbook of Signal Processing Systems: Second Edition | - |
dc.citation.title | Handbook of Signal Processing Systems: Second Edition | - |
dc.citation.startPage | 1083 | - |
dc.citation.endPage | 1109 | - |
dc.type.rims | ART | - |
dc.type.docType | Book Chapter | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordPlus | Computability and decidability | - |
dc.subject.keywordPlus | Digital signal processing | - |
dc.subject.keywordPlus | Response time (computer systems) | - |
dc.subject.keywordPlus | Semantics | - |
dc.subject.keywordPlus | Buffer overflows | - |
dc.subject.keywordPlus | Cyclo-static dataflow | - |
dc.subject.keywordPlus | Data dependencies | - |
dc.subject.keywordPlus | Dataflow model | - |
dc.subject.keywordPlus | Digital signal processing algorithms | - |
dc.subject.keywordPlus | Function Block | - |
dc.subject.keywordPlus | Static scheduling | - |
dc.subject.keywordPlus | Synchronous Dataflow | - |
dc.subject.keywordPlus | Data flow analysis | - |
dc.identifier.url | https://link.springer.com/chapter/10.1007/978-1-4614-6859-2_33 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.