Selective DRAM cache bypassing for improving bandwidth on DRAM/NVM hybrid main memory systems
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Ro, Yuhwan | - |
dc.contributor.author | Sung, Minchul | - |
dc.contributor.author | Park, Yongjun | - |
dc.contributor.author | Ahn, Jung Ho | - |
dc.date.accessioned | 2022-07-14T02:54:38Z | - |
dc.date.available | 2022-07-14T02:54:38Z | - |
dc.date.created | 2021-05-12 | - |
dc.date.issued | 2017-06 | - |
dc.identifier.issn | 1349-2543 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/152283 | - |
dc.description.abstract | Satisfying a demand for higher memory capacity is a major problem for computing systems. Conventional solutions are reaching those limits; instead, DRAM/NVM hybrid main memory systems which consist of emerging Non-Volatile Memory for large capacity and DRAM last-level cache for high access speed were proposed for further improvement. However, in these systems, the two device types share limited memory channels/ranks and NVM channels/ranks are often less utilized than DRAM ones. This paper proposes an OBYST (On hit BYpass to STeal bandwidth) technique to improve memory bandwidth by selectively sending read requests that hit on DRAM cache to NVM instead of busy DRAM. We also propose an inter-device request scheduling policy optimized to OBYST. With negligible area overhead, OBYST improves bandwidth, IPC, and EDP by up to 22%, 21%, and 26% over the baseline without bandwidth optimizations, respectively. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG | - |
dc.title | Selective DRAM cache bypassing for improving bandwidth on DRAM/NVM hybrid main memory systems | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Park, Yongjun | - |
dc.identifier.doi | 10.1587/elex.14.20170437 | - |
dc.identifier.scopusid | 2-s2.0-85020682412 | - |
dc.identifier.wosid | 000405134300022 | - |
dc.identifier.bibliographicCitation | IEICE ELECTRONICS EXPRESS, v.14, no.11, pp.1 - 12 | - |
dc.relation.isPartOf | IEICE ELECTRONICS EXPRESS | - |
dc.citation.title | IEICE ELECTRONICS EXPRESS | - |
dc.citation.volume | 14 | - |
dc.citation.number | 11 | - |
dc.citation.startPage | 1 | - |
dc.citation.endPage | 12 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | PHASE-CHANGE MEMORY | - |
dc.subject.keywordPlus | HIGH-PERFORMANCE | - |
dc.subject.keywordAuthor | memory | - |
dc.subject.keywordAuthor | DRAM | - |
dc.subject.keywordAuthor | NVM | - |
dc.subject.keywordAuthor | hybrid | - |
dc.subject.keywordAuthor | cache | - |
dc.subject.keywordAuthor | bandwidth | - |
dc.identifier.url | https://www.jstage.jst.go.jp/article/elex/14/11/14_14.20170437/_article | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.