Detailed Information
Cited 0 time in 
Cited 0 time in 
Cited 0 time in
Metadata Downloads
모듈형 멀티레벨 전압형 HVDC 시스템을 위한 시간 지연을 고려한 디지털 제어기의 설계
Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | 송지완 | - |
| dc.contributor.author | 구남준 | - |
| dc.contributor.author | 김래영 | - |
| dc.date.accessioned | 2022-07-15T18:27:40Z | - |
| dc.date.available | 2022-07-15T18:27:40Z | - |
| dc.date.created | 2021-05-13 | - |
| dc.date.issued | 2016-02 | - |
| dc.identifier.issn | 1229-2214 | - |
| dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/155139 | - |
| dc.description.abstract | A modular multilevel converter is widely adapted for a high-voltage direct current power transmission system. This study proposes a design methodology for a novel digital control that mitigates the negative effects caused by time delay, including communication transport delay for a modular multilevel converter. The modeling and negative effect of time delay are analyzed theoretically in a frequency domain, and its compensation methodology based on an inverse model is described fully with practical considerations. The proposed methodology is verified through several simulation results using a modular 21-level converter system. | - |
| dc.language | 한국어 | - |
| dc.language.iso | ko | - |
| dc.publisher | 전력전자학회 | - |
| dc.title | 모듈형 멀티레벨 전압형 HVDC 시스템을 위한 시간 지연을 고려한 디지털 제어기의 설계 | - |
| dc.title.alternative | A Design Methodology of Digital Controller Considering Time Delay Effect for a Modular Multilevel Converter VSC HVDC System | - |
| dc.type | Article | - |
| dc.contributor.affiliatedAuthor | 김래영 | - |
| dc.identifier.doi | 10.6113/TKPE.2016.21.1.49 | - |
| dc.identifier.bibliographicCitation | 전력전자학회 논문지, v.21, no.1, pp.49 - 57 | - |
| dc.relation.isPartOf | 전력전자학회 논문지 | - |
| dc.citation.title | 전력전자학회 논문지 | - |
| dc.citation.volume | 21 | - |
| dc.citation.number | 1 | - |
| dc.citation.startPage | 49 | - |
| dc.citation.endPage | 57 | - |
| dc.type.rims | ART | - |
| dc.identifier.kciid | ART002079760 | - |
| dc.description.journalClass | 2 | - |
| dc.description.isOpenAccess | N | - |
| dc.description.journalRegisteredClass | kci | - |
| dc.subject.keywordAuthor | Time delay effect | - |
| dc.subject.keywordAuthor | Modular multilevel converter | - |
| dc.subject.keywordAuthor | Digital control | - |
| dc.subject.keywordAuthor | High voltage direct current | - |
| dc.identifier.url | http://koreascience.or.kr/article/JAKO201608361186078.pdf | - |
- Files in This Item
- Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 전기공학전공 > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
Related Researcher
- Kim, Rae Young
- COLLEGE OF ENGINEERING (MAJOR IN ELECTRICAL ENGINEERING)