Design Tradeoffs of SSDs: From Energy Consumption's Perspective
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Cho, Seokhei | - |
dc.contributor.author | Park, Changhyun | - |
dc.contributor.author | Won, Youjip | - |
dc.contributor.author | Kang, Sooyong | - |
dc.contributor.author | Cha, Jaehyuk | - |
dc.contributor.author | Yoon, Sungroh | - |
dc.contributor.author | Choi, Jongmoo | - |
dc.date.accessioned | 2022-07-15T23:57:49Z | - |
dc.date.available | 2022-07-15T23:57:49Z | - |
dc.date.created | 2021-05-12 | - |
dc.date.issued | 2015-03 | - |
dc.identifier.issn | 1553-3077 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/157762 | - |
dc.description.abstract | In this work, we studied the energy consumption characteristics of various SSD design parameters. We developed an accurate energy consumption model for SSDs that computes aggregate, as well as component-specific, energy consumption of SSDs in sub-msec time scale. In our study, we used five different FTLs (page mapping, DFTL, block mapping, and two different hybrid mappings) and four different channel configurations (two, four, eight, and 16 channels) under seven different workloads (from large-scale enterprise systems to small-scale desktop applications) in a combinatorial manner. For each combination of the aforementioned parameters, we examined the energy consumption for individual hardware components of an SSD (micro-controller, DRAM, NAND flash, and host interface). The following are some of our findings. First, DFTL is the most energy-efficient address-mapping scheme among the five FTLs we tested due to its good write amplification and small DRAM footprint. Second, a significant fraction of energy is being consumed by idle flash chips waiting for the completion of NAND operations in the other channels. FTL should be designed to fully exploit the internal parallelism so that energy consumption by idle chips is minimized. Third, as a means to increase the internal parallelism, increasing way parallelism (the number of flash chips in a channel) is more effective than increasing channel parallelism in terms of peak energy consumption, performance, and hardware complexity. Fourth, in designing high-performance and energy-efficient SSDs, channel switching delay, way switching delay, and page write latency need to be incorporated in an integrated manner to determine the optimal configuration of internal parallelism. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | ASSOC COMPUTING MACHINERY | - |
dc.title | Design Tradeoffs of SSDs: From Energy Consumption's Perspective | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kang, Sooyong | - |
dc.contributor.affiliatedAuthor | Cha, Jaehyuk | - |
dc.identifier.doi | 10.1145/2644818 | - |
dc.identifier.scopusid | 2-s2.0-84926351444 | - |
dc.identifier.wosid | 000352303400004 | - |
dc.identifier.bibliographicCitation | ACM TRANSACTIONS ON STORAGE, v.11, no.2, pp.1 - 24 | - |
dc.relation.isPartOf | ACM TRANSACTIONS ON STORAGE | - |
dc.citation.title | ACM TRANSACTIONS ON STORAGE | - |
dc.citation.volume | 11 | - |
dc.citation.number | 2 | - |
dc.citation.startPage | 1 | - |
dc.citation.endPage | 24 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Software Engineering | - |
dc.subject.keywordPlus | Energy utilization | - |
dc.subject.keywordPlus | Flash-based SSDs | - |
dc.subject.keywordPlus | Hardware | - |
dc.subject.keywordPlus | Integrated circuit design | - |
dc.subject.keywordPlus | Mapping | - |
dc.subject.keywordPlus | Simulators | - |
dc.subject.keywordAuthor | Design | - |
dc.subject.keywordAuthor | Measurement | - |
dc.subject.keywordAuthor | SSD | - |
dc.subject.keywordAuthor | NAND flash | - |
dc.subject.keywordAuthor | energy consumption | - |
dc.subject.keywordAuthor | FTL | - |
dc.subject.keywordAuthor | parallelism | - |
dc.subject.keywordAuthor | simulator | - |
dc.identifier.url | https://dl.acm.org/doi/10.1145/2644818 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.