Zero bit error rate ID generation circuit using via formation probability in 0.18 mu m CMOS process
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, Tae-Won | - |
dc.contributor.author | Choi, Byong-Deok | - |
dc.contributor.author | Kim, Dong Kyue | - |
dc.date.accessioned | 2022-07-16T04:33:02Z | - |
dc.date.available | 2022-07-16T04:33:02Z | - |
dc.date.created | 2021-05-12 | - |
dc.date.issued | 2014-06 | - |
dc.identifier.issn | 0013-5194 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/159863 | - |
dc.description.abstract | An integrated circuit for a physical unclonable function (PUF) to generate an identifier for each device is proposed based on the via formation probability. The via hole size is determined to be smaller than that specified by the design rule which guarantees successful via formation. As a result, a via is formed with a certain probability. A proper via hole size and a post-processing method are found to obtain very high randomness in the bit sequences, and it is confirmed that the bit error rate is zero through repeated measurements over one year under the supply voltage variations with noises and in a wide range of temperature. This time invariance of bits can be attributed to the fact that the via formation does not change over time, once they are formed. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | INST ENGINEERING TECHNOLOGY-IET | - |
dc.title | Zero bit error rate ID generation circuit using via formation probability in 0.18 mu m CMOS process | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Choi, Byong-Deok | - |
dc.contributor.affiliatedAuthor | Kim, Dong Kyue | - |
dc.identifier.doi | 10.1049/el.2013.3474 | - |
dc.identifier.scopusid | 2-s2.0-84902189622 | - |
dc.identifier.wosid | 000337913400020 | - |
dc.identifier.bibliographicCitation | ELECTRONICS LETTERS, v.50, no.12, pp.876 - 877 | - |
dc.relation.isPartOf | ELECTRONICS LETTERS | - |
dc.citation.title | ELECTRONICS LETTERS | - |
dc.citation.volume | 50 | - |
dc.citation.number | 12 | - |
dc.citation.startPage | 876 | - |
dc.citation.endPage | 877 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | Bit error rate | - |
dc.subject.keywordPlus | CMOS integrated circuits | - |
dc.subject.keywordPlus | Cryptography | - |
dc.identifier.url | https://ietresearch.onlinelibrary.wiley.com/doi/10.1049/el.2013.3474 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.