A Lifetime Aware Buffer Assignment Method for Streaming Applications on DRAM/PRAM Hybrid Memory
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Daeyoung | - |
dc.contributor.author | Oh, Hyunok | - |
dc.date.accessioned | 2022-07-16T11:05:05Z | - |
dc.date.available | 2022-07-16T11:05:05Z | - |
dc.date.created | 2021-05-12 | - |
dc.date.issued | 2013-03 | - |
dc.identifier.issn | 1539-9087 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/163302 | - |
dc.description.abstract | This article proposes a lifetime aware buffer assignment method for streaming applications like multimedia specified in a synchronous dataflow (SDF) graph on a DRAM/PRAM hybrid memory in which the endurance of PRAM is limited. We determine whether buffers are assigned to DRAM or PRAM to minimize the writing frequency of PRAM. To solve the problems, we formulate them using Answer Set Programming. Experimental results show that the proposed approach increases the PRAM lifetime by 63% compared with no optimization, and shows the tradeoff between PRAM and DRAM size to guarantee a lifetime constraint. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | ASSOC COMPUTING MACHINERY | - |
dc.title | A Lifetime Aware Buffer Assignment Method for Streaming Applications on DRAM/PRAM Hybrid Memory | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Oh, Hyunok | - |
dc.identifier.doi | 10.1145/2435227.2435232 | - |
dc.identifier.scopusid | 2-s2.0-84878484488 | - |
dc.identifier.wosid | 000316414200005 | - |
dc.identifier.bibliographicCitation | ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, v.12, pp.1 - 17 | - |
dc.relation.isPartOf | ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS | - |
dc.citation.title | ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS | - |
dc.citation.volume | 12 | - |
dc.citation.startPage | 1 | - |
dc.citation.endPage | 17 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Software Engineering | - |
dc.subject.keywordPlus | SOFTWARE | - |
dc.subject.keywordAuthor | Algorithms | - |
dc.subject.keywordAuthor | Reliability | - |
dc.subject.keywordAuthor | Endurance | - |
dc.subject.keywordAuthor | synchronous dataflow graph | - |
dc.subject.keywordAuthor | schedule | - |
dc.subject.keywordAuthor | phase change RAM | - |
dc.identifier.url | https://dl.acm.org/doi/10.1145/2435227.2435232 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.