Dual-band low-phase-noise LC-QVCO using series coupling and switched biasing techniques
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Yun, Tae-Yeoul | - |
dc.contributor.author | Chang, Ho-Jun | - |
dc.contributor.author | Kim, Ki-Won | - |
dc.contributor.author | Park, Jin-Hong | - |
dc.date.accessioned | 2022-07-16T12:31:52Z | - |
dc.date.available | 2022-07-16T12:31:52Z | - |
dc.date.created | 2021-05-12 | - |
dc.date.issued | 2012-12 | - |
dc.identifier.issn | 0925-1030 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/164049 | - |
dc.description.abstract | An LC-tank quadrature voltage-controlled oscillator (QVCO) is proposed to achieve frequency-band reconfigurability and low phase noise. In this work, phase noise contributed by the 1/f noise of coupling transistors and tail transistors is noticeably reduced when series coupling and switched biasing techniques are simultaneously adopted. The proposed QVCO was implemented in 0.25-mu m triple-well CMOS process for K-PCS and WCDMA bands. Measured results showed a phase noise of -117 dBc/Hz at an offset of 1 MHz and a phase-noise figure-of-merit of -172 dBc/Hz while consuming 8.13 mA from a 2-V power supply. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | SPRINGER | - |
dc.title | Dual-band low-phase-noise LC-QVCO using series coupling and switched biasing techniques | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Yun, Tae-Yeoul | - |
dc.identifier.doi | 10.1007/s10470-012-9903-y | - |
dc.identifier.scopusid | 2-s2.0-84863305294 | - |
dc.identifier.wosid | 000310639400030 | - |
dc.identifier.bibliographicCitation | ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, v.73, no.3, pp.955 - 960 | - |
dc.relation.isPartOf | ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | - |
dc.citation.title | ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | - |
dc.citation.volume | 73 | - |
dc.citation.number | 3 | - |
dc.citation.startPage | 955 | - |
dc.citation.endPage | 960 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | QUADRATURE VCO | - |
dc.subject.keywordPlus | CMOS | - |
dc.subject.keywordPlus | REDUCTION | - |
dc.subject.keywordAuthor | 1/f noise | - |
dc.subject.keywordAuthor | Dual-band | - |
dc.subject.keywordAuthor | Phase noise | - |
dc.subject.keywordAuthor | QVCO | - |
dc.subject.keywordAuthor | Series coupling | - |
dc.subject.keywordAuthor | Switched biasing | - |
dc.identifier.url | https://link.springer.com/article/10.1007%2Fs10470-012-9903-y | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.