Implementation of parallel lattice reduction-aided MIMO detector using graphics processing unit
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Choi, Seungwon | - |
dc.contributor.author | Yang, Hyunwook | - |
dc.contributor.author | Kim, Taehyun | - |
dc.contributor.author | Ahn, Chiyoung | - |
dc.contributor.author | Kim, June | - |
dc.contributor.author | Glossner, John | - |
dc.date.accessioned | 2022-07-16T12:58:32Z | - |
dc.date.available | 2022-07-16T12:58:32Z | - |
dc.date.created | 2021-05-12 | - |
dc.date.issued | 2012-11 | - |
dc.identifier.issn | 0925-1030 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/164313 | - |
dc.description.abstract | Since H. Yao proposed the lattice reduction (LR)-aided detection algorithm for the MIMO detector, one can exploit the diversity gain provided by the LR method to achieve performance comparable to the maximum likelihood (ML) algorithm but with complexity close to the simple linear detection algorithms such as zero forcing (ZF), minimum mean squared error, and successive interference cancellation, etc. In this paper, in order to reduce the processing time of the LR-aided detector, a graphics processing unit (GPU) has been proposed as the main modem processor in such a way that the detections can be performed in parallel using multiple threads in the GPU. A 2X2 multiple input multiple output (MIMO) WiMAX system has been implemented using a GPU to verify that various MIMO detection algorithms such as ZF, ML, and LR-aided methods can be processed in real-time. From the experimental results, we show that GPUs can realize a 2X2 WiMAX MIMO system adopting an LR-aided detector in real-time. We achieve a processing time of 2.75 ms which meets the downlink duration specification of 3 ms. BER performance of experimental tests also indicates that the LR-aided MIMO detector can fully exploit diversity gain as well as ML detector. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | SPRINGER | - |
dc.title | Implementation of parallel lattice reduction-aided MIMO detector using graphics processing unit | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Choi, Seungwon | - |
dc.identifier.doi | 10.1007/s10470-012-9870-3 | - |
dc.identifier.scopusid | 2-s2.0-84868348387 | - |
dc.identifier.wosid | 000310236400012 | - |
dc.identifier.bibliographicCitation | ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, v.73, no.2, pp.559 - 567 | - |
dc.relation.isPartOf | ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | - |
dc.citation.title | ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | - |
dc.citation.volume | 73 | - |
dc.citation.number | 2 | - |
dc.citation.startPage | 559 | - |
dc.citation.endPage | 567 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | BER performance | - |
dc.subject.keywordPlus | Detection algorithm | - |
dc.subject.keywordPlus | Diversity gain | - |
dc.subject.keywordPlus | Experimental test | - |
dc.subject.keywordPlus | GPU | - |
dc.subject.keywordPlus | Graphics Processing Unit | - |
dc.subject.keywordPlus | Lattice reduction | - |
dc.subject.keywordPlus | Linear detection | - |
dc.subject.keywordPlus | LR method | - |
dc.subject.keywordPlus | Maximum likelihood algorithm | - |
dc.subject.keywordPlus | MIMO detection | - |
dc.subject.keywordPlus | MIMO detectors | - |
dc.subject.keywordPlus | Minimum mean squared error | - |
dc.subject.keywordPlus | ML detectors | - |
dc.subject.keywordPlus | Modem processors | - |
dc.subject.keywordPlus | Multiple input multiple output | - |
dc.subject.keywordPlus | Multiple threads | - |
dc.subject.keywordPlus | Processing time | - |
dc.subject.keywordPlus | Successive interference cancellations | - |
dc.subject.keywordPlus | WiMAX systems | - |
dc.subject.keywordPlus | Zero-forcing | - |
dc.subject.keywordAuthor | Lattice reduction | - |
dc.subject.keywordAuthor | GPU | - |
dc.subject.keywordAuthor | LR-aided detection | - |
dc.identifier.url | https://link.springer.com/article/10.1007%2Fs10470-012-9870-3 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.