Executing Synchronous Dataflow Graphs on an SPM based Multi-core Architecture
DC Field | Value | Language |
---|---|---|
dc.contributor.author | 오현옥 | - |
dc.date.accessioned | 2022-07-16T14:47:05Z | - |
dc.date.available | 2022-07-16T14:47:05Z | - |
dc.date.created | 2021-05-13 | - |
dc.date.issued | 2012-06 | - |
dc.identifier.issn | 0738-100X | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/165259 | - |
dc.description.abstract | In this paper we are concerned about executing synchronous dataflow (SDF) applications on a multicore architecture where a core has a limited size of scratchpad memory (SPM). Unlike traditional multi-processor scheduling of SDF graphs, we consider the SPM size limitation that incurs code and data overlay overhead. Since the scheduling problem is intractable, we propose an EA(evolutionary algorithm)-based technique. To hide memory latency, prefetching is aggressively performed in the proposed technique. The experimental results show that our approach reduces the overlay overhead significantly compared to a non-optimized approach and the previous approach. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | Design Automation Conference | - |
dc.title | Executing Synchronous Dataflow Graphs on an SPM based Multi-core Architecture | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | 오현옥 | - |
dc.identifier.doi | 10.1145/2228360.2228480 | - |
dc.identifier.bibliographicCitation | Design Automation Conference, no. , pp. 1 - 8 | - |
dc.relation.isPartOf | Design Automation Conference | - |
dc.citation.title | Design Automation Conference | - |
dc.citation.startPage | 1 | - |
dc.citation.endPage | 8 | - |
dc.type.rims | ART | - |
dc.type.docType | Proceeding | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | other | - |
dc.subject.keywordAuthor | Multiprocessor scheduling | - |
dc.subject.keywordAuthor | synchronous dataflow | - |
dc.subject.keywordAuthor | scratch pad memory | - |
dc.subject.keywordAuthor | multicore architecture | - |
dc.subject.keywordAuthor | memory overlay | - |
dc.subject.keywordAuthor | prefetching | - |
dc.identifier.url | https://dl.acm.org/doi/10.1145/2228360.2228480 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.