Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

다중화된 곱셈기로 구현된 델타-시그마 A/D 컨버터용 데시메이션 필터

Full metadata record
DC Field Value Language
dc.contributor.author김태영-
dc.contributor.author박상규-
dc.date.accessioned2022-07-16T18:12:19Z-
dc.date.available2022-07-16T18:12:19Z-
dc.date.created2021-05-13-
dc.date.issued2011-11-
dc.identifier.urihttps://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/167101-
dc.description.abstractAn e conomical implementation method of multi-rate multi-stage decimation filter is presented. The filter is composed of a CIC filter stage, which decimates large data rate without any multipliers, and cascaded half-band filter stages with optimized multipliers usage. This filter was successfully applied to the decimation of delta-sigma modulator output.-
dc.language한국어-
dc.language.isoko-
dc.publisher대한전자공학회-
dc.title다중화된 곱셈기로 구현된 델타-시그마 A/D 컨버터용 데시메이션 필터-
dc.title.alternativeMultiplier Optimized Implementation of Decimation Filter for Delta-Sigma ADC-
dc.typeArticle-
dc.contributor.affiliatedAuthor박상규-
dc.identifier.bibliographicCitation2011년 대한전자공학회 추계학술대회 논문집, no. , pp.89 - 90-
dc.relation.isPartOf2011년 대한전자공학회 추계학술대회 논문집-
dc.citation.title2011년 대한전자공학회 추계학술대회 논문집-
dc.citation.startPage89-
dc.citation.endPage90-
dc.type.rimsART-
dc.type.docTypeProceeding-
dc.description.journalClass2-
dc.description.isOpenAccessN-
dc.description.journalRegisteredClassother-
dc.identifier.urlhttps://www.dbpia.co.kr/journal/articleDetail?nodeId=NODE02338861-
Files in This Item
Go to Link
Appears in
Collections
서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Park, Sang Gyu photo

Park, Sang Gyu
COLLEGE OF ENGINEERING (SCHOOL OF ELECTRONIC ENGINEERING)
Read more

Altmetrics

Total Views & Downloads

BROWSE