Cited 0 time in
21-dB gain ultra-wideband complementary metal-oxide semiconductor low-noise amplifier with current-reuse technique
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Ham, Jung Hoon | - |
| dc.contributor.author | Lee, Ji Young | - |
| dc.contributor.author | Yun, Tae-Yeoul | - |
| dc.date.accessioned | 2022-07-16T19:14:48Z | - |
| dc.date.available | 2022-07-16T19:14:48Z | - |
| dc.date.issued | 2011-09 | - |
| dc.identifier.issn | 1751-8725 | - |
| dc.identifier.issn | 1751-8733 | - |
| dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/167702 | - |
| dc.description.abstract | A high-gain and wideband low-noise amplifier (LNA) employing a current-reuse technique is proposed. The current-reuse technique adopted at the first stage yields an exceptionally high gain due to the summation of n-type metal-oxide semiconductor (MOS) and p-type MOS transconductances, showing wide input matching with the aid of source inductors and load effects. The proposed LNA achieves better than 10 dB input return loss from 3.0 to 9.2 GHz, a minimum noise figure of 2.9 dB, a maximum power gain of 21 dB, a gain-bandwidth product of 554 GHz and a figure of merit of 31.8 GHz/mW while consuming 12.8 mW from 7.1 mA and 1.8 V. The proposed LNA is fabricated using a 0.18-mm complementary MOS process. | - |
| dc.format.extent | 7 | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.publisher | Institution of Engineering and Technology | - |
| dc.title | 21-dB gain ultra-wideband complementary metal-oxide semiconductor low-noise amplifier with current-reuse technique | - |
| dc.type | Article | - |
| dc.publisher.location | 영국 | - |
| dc.identifier.doi | 10.1049/iet-map.2010.0438 | - |
| dc.identifier.scopusid | 2-s2.0-80053387055 | - |
| dc.identifier.wosid | 000295403300014 | - |
| dc.identifier.bibliographicCitation | IET Microwaves, Antennas and Propagation, v.5, no.12, pp 1495 - 1501 | - |
| dc.citation.title | IET Microwaves, Antennas and Propagation | - |
| dc.citation.volume | 5 | - |
| dc.citation.number | 12 | - |
| dc.citation.startPage | 1495 | - |
| dc.citation.endPage | 1501 | - |
| dc.type.docType | Article | - |
| dc.description.isOpenAccess | N | - |
| dc.description.journalRegisteredClass | sci | - |
| dc.description.journalRegisteredClass | scie | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.relation.journalResearchArea | Engineering | - |
| dc.relation.journalResearchArea | Telecommunications | - |
| dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
| dc.relation.journalWebOfScienceCategory | Telecommunications | - |
| dc.subject.keywordPlus | CMOS LNA | - |
| dc.subject.keywordPlus | LOW-POWER | - |
| dc.subject.keywordPlus | DESIGN | - |
| dc.subject.keywordPlus | RECEIVERS | - |
| dc.identifier.url | https://digital-library.theiet.org/content/journals/10.1049/iet-map.2010.0438 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1366
COPYRIGHT © 2024 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
