Low-Power Design of Hardware One-Time Password Generators for Card-Type OTPs
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Sung-Jae | - |
dc.contributor.author | Lee, Jae Seong | - |
dc.contributor.author | Lee, Mun-Kyu | - |
dc.contributor.author | Lee, Sang Jin | - |
dc.contributor.author | Choi, Doo-Ho | - |
dc.contributor.author | Kim, Dong Kyue | - |
dc.date.accessioned | 2022-07-16T19:27:38Z | - |
dc.date.available | 2022-07-16T19:27:38Z | - |
dc.date.created | 2021-05-12 | - |
dc.date.issued | 2011-08 | - |
dc.identifier.issn | 1225-6463 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/167845 | - |
dc.description.abstract | Since card-type one-time password (OTP) generators became available, power and area consumption has been one of the main issues of hardware OTPs. Because relatively smaller batteries and smaller chip areas are available for this type of OTP compared to existing token-type OTPs, it is necessary to implement power-efficient and compact dedicated OTP hardware modules. En this paper, we design and implement a low-power small-area hardware OTP generator based on the Advanced Encryption Standard (AES). First, we implement a prototype AES hardware module using a 350 nm process to verify the effectiveness of our optimization techniques for the Sub Bytes transform and data storage. Next, we apply the optimized AES to a real-world OTP hardware module which is implemented using a 180 nm process. Our experimental results show the power consumption of our OTP module using the new AES implementation is only 49.4% and 15.0% of those of an HOTP and software-based OTP, respectively. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | WILEY | - |
dc.title | Low-Power Design of Hardware One-Time Password Generators for Card-Type OTPs | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Dong Kyue | - |
dc.identifier.doi | 10.4218/etrij.11.0110.0392 | - |
dc.identifier.scopusid | 2-s2.0-80051501924 | - |
dc.identifier.wosid | 000293815800015 | - |
dc.identifier.bibliographicCitation | ETRI JOURNAL, v.33, no.4, pp.611 - 620 | - |
dc.relation.isPartOf | ETRI JOURNAL | - |
dc.citation.title | ETRI JOURNAL | - |
dc.citation.volume | 33 | - |
dc.citation.number | 4 | - |
dc.citation.startPage | 611 | - |
dc.citation.endPage | 620 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.identifier.kciid | ART001575874 | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.description.journalRegisteredClass | kci | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Telecommunications | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Telecommunications | - |
dc.subject.keywordPlus | AES | - |
dc.subject.keywordPlus | FPGA | - |
dc.subject.keywordAuthor | One-time password | - |
dc.subject.keywordAuthor | AES | - |
dc.subject.keywordAuthor | HMAC | - |
dc.subject.keywordAuthor | card-type OTP | - |
dc.subject.keywordAuthor | low-power hardware implementation | - |
dc.identifier.url | https://onlinelibrary.wiley.com/doi/abs/10.4218/etrij.11.0110.0392 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.