Active Clamping Circuit to Suppress Switching Stress on a MOS-Gate-Structure-Based Power Semiconductor for Pulsed-Power Applications
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, Bongseong | - |
dc.contributor.author | Ju, Heung-Jin | - |
dc.contributor.author | Ko, Kwang-Cheol | - |
dc.contributor.author | Hotta, Eiki | - |
dc.date.accessioned | 2022-07-16T19:28:58Z | - |
dc.date.available | 2022-07-16T19:28:58Z | - |
dc.date.created | 2021-05-12 | - |
dc.date.issued | 2011-08 | - |
dc.identifier.issn | 0093-3813 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/167857 | - |
dc.description.abstract | Metal-oxide-silicon (MOS)-gate-structure-based power semiconductors, such as MOS field-effect transistors, insulated-gate bipolar transistors, and MOS controlled thyristors, are widely used as high-voltage switch and power modulator components in pulsed-power applications. The power semiconductors are generally connected in series and in parallel in order to increase their maximum switching voltage and current, respectively. It is important to suppress overvoltage or switching stress on power semiconductors connected in series and parallel during an extremely short switching time and at fast operating frequency. Generally, gate drive control techniques and methods for the suppression of high voltage are required. To suppress overvoltage and switching stress, this paper proposes a simple and effective active clamping method rather than the use of a snubber circuit with free switching condition modulation. Based on comparative switching experiments, the active clamping method is expected to suppress switching stress and overvoltage while load and switching conditions are changed without modification of the high-side auxiliary circuit for pulsed-power applications. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | Active Clamping Circuit to Suppress Switching Stress on a MOS-Gate-Structure-Based Power Semiconductor for Pulsed-Power Applications | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Ko, Kwang-Cheol | - |
dc.identifier.doi | 10.1109/TPS.2011.2159136 | - |
dc.identifier.scopusid | 2-s2.0-80051800693 | - |
dc.identifier.wosid | 000293754900016 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON PLASMA SCIENCE, v.39, no.8, pp.1736 - 1742 | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON PLASMA SCIENCE | - |
dc.citation.title | IEEE TRANSACTIONS ON PLASMA SCIENCE | - |
dc.citation.volume | 39 | - |
dc.citation.number | 8 | - |
dc.citation.startPage | 1736 | - |
dc.citation.endPage | 1742 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Physics, Fluids & Plasmas | - |
dc.subject.keywordPlus | SERIES-CONNECTED IGBTS | - |
dc.subject.keywordPlus | MARX-GENERATOR | - |
dc.subject.keywordAuthor | Active clamping circuit | - |
dc.subject.keywordAuthor | series-connection technique | - |
dc.subject.keywordAuthor | switching stress suppression | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/5957322 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.