Cited 0 time in
Enhancing Buffer Replacement Policy with Write Sequence Reordering for Flash Memory
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Jung, Hoyoung | - |
| dc.contributor.author | Park, Sungmin | - |
| dc.contributor.author | Kang, Sooyong | - |
| dc.contributor.author | Ryu, In | - |
| dc.contributor.author | Cha, Jaehyuk | - |
| dc.date.accessioned | 2022-07-16T22:23:32Z | - |
| dc.date.available | 2022-07-16T22:23:32Z | - |
| dc.date.issued | 2011-01 | - |
| dc.identifier.issn | 1344-8994 | - |
| dc.identifier.issn | 1344-8994 | - |
| dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/169290 | - |
| dc.description.abstract | Most mobile devices are equipped with NAND flash memory even though it has characteristics of not-in-place update and asymmetric I/O latencies among read, write, and erase operations. For overall performance of a flash memory system, the buffer replacement policy should consider the above asymmetric I/O latencies. This paper proposes an add-on policy for buffer replacement, WSR (Write Sequence Reordering), which reorders writes of not-cold dirty pages from the buffer cache to flash storage. WSR reduces the number of write/erase operations as well as prevents serious degradation of buffer hit ratio, which can lower the overall performance due to the excessive increase of the number of read operations. The trace-driven simulation results show that the proposed algorithms significantly improve the overall I/O performance of the NAND flash storage system than the original algorithms each. | - |
| dc.format.extent | 18 | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.title | Enhancing Buffer Replacement Policy with Write Sequence Reordering for Flash Memory | - |
| dc.type | Article | - |
| dc.identifier.scopusid | 2-s2.0-84860200156 | - |
| dc.identifier.wosid | 000288731500016 | - |
| dc.identifier.bibliographicCitation | Information, v.14, no.1, pp 179 - 196 | - |
| dc.citation.title | Information | - |
| dc.citation.volume | 14 | - |
| dc.citation.number | 1 | - |
| dc.citation.startPage | 179 | - |
| dc.citation.endPage | 196 | - |
| dc.type.docType | Article | - |
| dc.description.isOpenAccess | N | - |
| dc.description.journalRegisteredClass | scie | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.relation.journalResearchArea | Engineering | - |
| dc.relation.journalWebOfScienceCategory | Engineering, Multidisciplinary | - |
| dc.subject.keywordAuthor | Flash Memory | - |
| dc.subject.keywordAuthor | Buffer Replacement | - |
| dc.subject.keywordAuthor | Storage System | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1366
COPYRIGHT © 2024 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
