Task-level timed-functional simulation for multi-core embedded systems
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Jeong, EunJin | - |
dc.contributor.author | Park, Hae-woo | - |
dc.contributor.author | Ha, Soonhoi | - |
dc.contributor.author | Oh, Hyunok | - |
dc.date.accessioned | 2022-12-20T10:43:25Z | - |
dc.date.available | 2022-12-20T10:43:25Z | - |
dc.date.created | 2022-09-16 | - |
dc.date.issued | 2010-12 | - |
dc.identifier.issn | 0000-0000 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/173289 | - |
dc.description.abstract | Since the design validation and correction cost is drastically increasing as the design steps proceed, software verification is considerably desired before the simulation model for the target architecture is constructed. As timing correctness is as important as functional correctness in real-time multimedia embedded systems, an important research issue is how to perform timed functional simulation with reasonable accuracy on a host machine. In addition, to allow design space exploration, a simulation platform should reflect hardware architectures, task mapping, and the scheduling policy for an operating system. To meet these requirements, we propose a timed functional simulator assuming that an application behavior is specified by a task graph. While the previous works usually resort to an event-driven simulator for timed simulation, the proposed technique separates data communication and timing management. Since the simulation kernel manages the timing and task scheduling, the simulation speed approaches to that of a functional simulator. The proposed simulation consists of two steps: preliminary and timing simulation. First, preliminary simulation is performed to profile the data size of each task execution. Then, timing simulation is executed to verify the timing correctness of the application with the profiled data size. Experiment results show that the proposed timed functional simulation approach is very fast enough for early verification of embedded software design. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEEE | - |
dc.title | Task-level timed-functional simulation for multi-core embedded systems | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Oh, Hyunok | - |
dc.identifier.doi | 10.1109/ESTMED.2010.5666981 | - |
dc.identifier.scopusid | 2-s2.0-78651451762 | - |
dc.identifier.bibliographicCitation | 2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia'10, pp.61 - 70 | - |
dc.relation.isPartOf | 2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia'10 | - |
dc.citation.title | 2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia'10 | - |
dc.citation.startPage | 61 | - |
dc.citation.endPage | 70 | - |
dc.type.rims | ART | - |
dc.type.docType | Conference Paper | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordPlus | Functional simulations | - |
dc.subject.keywordPlus | Multi-processors | - |
dc.subject.keywordPlus | Multi-task | - |
dc.subject.keywordPlus | Task models | - |
dc.subject.keywordPlus | Timing simulation | - |
dc.subject.keywordPlus | Computer operating systems | - |
dc.subject.keywordPlus | Computer software selection and evaluation | - |
dc.subject.keywordPlus | Design | - |
dc.subject.keywordPlus | Embedded software | - |
dc.subject.keywordPlus | Multiprocessing systems | - |
dc.subject.keywordPlus | Real time systems | - |
dc.subject.keywordPlus | Scheduling | - |
dc.subject.keywordPlus | Simulators | - |
dc.subject.keywordPlus | Software design | - |
dc.subject.keywordPlus | Space research | - |
dc.subject.keywordPlus | Verification | - |
dc.subject.keywordPlus | Embedded systems | - |
dc.subject.keywordAuthor | Embedded software | - |
dc.subject.keywordAuthor | Functional simulation | - |
dc.subject.keywordAuthor | Multi-processor | - |
dc.subject.keywordAuthor | Multi-task | - |
dc.subject.keywordAuthor | Task model | - |
dc.subject.keywordAuthor | Timing simulation | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/5666981 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.