Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

Multibit Polycristalline Silicon-Oxide-Silicon Nitride-Oxide-Silicon Memory Cells with High Density Designed Utilizing a Separated Control Gate

Full metadata record
DC Field Value Language
dc.contributor.authorKim, Kyeong Rok-
dc.contributor.authorYou, Joo Hyung-
dc.contributor.authorKwack, Kae Dal-
dc.contributor.authorKim, Tae Whan-
dc.date.accessioned2022-12-20T11:26:03Z-
dc.date.available2022-12-20T11:26:03Z-
dc.date.created2022-08-27-
dc.date.issued2010-10-
dc.identifier.issn0021-4922-
dc.identifier.urihttps://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/173594-
dc.description.abstractUnique multibit NAND polycrystalline silicon-oxide-silicon nitride-oxide-silicon (SONOS) memory cells utilizing a separated control gate (SCG) were designed to increase memory density. The proposed NAND SONOS memory device based on a SCG structure was operated as two bits, resulting in an increase in the storage density of the NVM devices in comparison with conventional single-bit memories. The electrical properties of the SONOS memory cells with a SCG were investigated to clarify the charging effects in the SONOS memory cells. When the program voltage was supplied to each gate of the NAND SONOS flash memory cells, the electrons were trapped in the nitride region of the oxide-nitride-oxide layer under the gate to supply the program voltage. The electrons were accumulated without affecting the other gate during the programming operation, indicating the absence of cross-talk between two trap charge regions. It is expected that the inference effect will be suppressed by the lower program voltage than the program voltage of the conventional NAND flash memory. The simulation results indicate that the proposed unique NAND SONOS memory cells with a SCG can be used to increase memory density.-
dc.language영어-
dc.language.isoen-
dc.publisherIOP PUBLISHING LTD-
dc.titleMultibit Polycristalline Silicon-Oxide-Silicon Nitride-Oxide-Silicon Memory Cells with High Density Designed Utilizing a Separated Control Gate-
dc.typeArticle-
dc.contributor.affiliatedAuthorKim, Tae Whan-
dc.identifier.doi10.1143/JJAP.49.104203-
dc.identifier.scopusid2-s2.0-78650143846-
dc.identifier.wosid000283142900041-
dc.identifier.bibliographicCitationJAPANESE JOURNAL OF APPLIED PHYSICS, v.49, no.10, pp.1 - 4-
dc.relation.isPartOfJAPANESE JOURNAL OF APPLIED PHYSICS-
dc.citation.titleJAPANESE JOURNAL OF APPLIED PHYSICS-
dc.citation.volume49-
dc.citation.number10-
dc.citation.startPage1-
dc.citation.endPage4-
dc.type.rimsART-
dc.type.docTypeArticle-
dc.description.journalClass1-
dc.description.isOpenAccessN-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
dc.relation.journalResearchAreaPhysics-
dc.relation.journalWebOfScienceCategoryPhysics, Applied-
dc.subject.keywordPlusNAND FLASH MEMORY-
dc.subject.keywordPlusSONOS MEMORY-
dc.subject.keywordPlusNONVOLATILE-
dc.subject.keywordPlusDEVICE-
dc.identifier.urlhttps://iopscience.iop.org/article/10.1143/JJAP.49.104203-
Files in This Item
Go to Link
Appears in
Collections
서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Altmetrics

Total Views & Downloads

BROWSE