Performance analysis of hardware modules of the hash function ARIRANG
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Jae Seong | - |
dc.contributor.author | Kim, Dong Kyue | - |
dc.date.accessioned | 2022-12-20T20:09:57Z | - |
dc.date.available | 2022-12-20T20:09:57Z | - |
dc.date.created | 2022-09-16 | - |
dc.date.issued | 2009-11 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/175874 | - |
dc.description.abstract | MD5 and SHA (Secure Hash Algorithm)-1 are international standards and widely used hash algorithms. Since these algorithms are getting vulnerable to attacks, NIST (National Institute of Standard and Technology) collected publicly SHA-3 although weaknesses of SHA-2[9] have not been found. ARIRANG[8] is a new hash algorithm and one of candidates for the SHA-3 competition. Compared with SHA-2, ARIRANG has more security intensity whereas its embodiment uses more resources. In this paper, we embodied hardware ARIRANG modules. Then, we compared the resource increments of the hardware ARIRANG module against the hardware SHA-2 module with the resource increments of the software module of them. We embodied the hardware module using the Verilog HDL and VHDL, and compared together. Also, our implementation contains a simplified SubBytes operation block using composite fields (GF((24)2) and GF(((22)2)2)) with an 8-bit look-up table in GF(28) . | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEEE | - |
dc.title | Performance analysis of hardware modules of the hash function ARIRANG | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Dong Kyue | - |
dc.identifier.doi | 10.1109/ICNIDC.2009.5360905 | - |
dc.identifier.scopusid | 2-s2.0-77649298556 | - |
dc.identifier.bibliographicCitation | Proceedings of 2009 IEEE International Conference on Network Infrastructure and Digital Content, IEEE IC-NIDC2009, pp.1056 - 1060 | - |
dc.relation.isPartOf | Proceedings of 2009 IEEE International Conference on Network Infrastructure and Digital Content, IEEE IC-NIDC2009 | - |
dc.citation.title | Proceedings of 2009 IEEE International Conference on Network Infrastructure and Digital Content, IEEE IC-NIDC2009 | - |
dc.citation.startPage | 1056 | - |
dc.citation.endPage | 1060 | - |
dc.type.rims | ART | - |
dc.type.docType | Conference Paper | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordPlus | ARIRANG | - |
dc.subject.keywordPlus | Composite fields | - |
dc.subject.keywordPlus | Hardware modules | - |
dc.subject.keywordPlus | Hash algorithm | - |
dc.subject.keywordPlus | International standards | - |
dc.subject.keywordPlus | Look up table | - |
dc.subject.keywordPlus | National institute of standards | - |
dc.subject.keywordPlus | Performance analysis | - |
dc.subject.keywordPlus | Secure hash algorithm | - |
dc.subject.keywordPlus | Software modules | - |
dc.subject.keywordPlus | Verilog HDL | - |
dc.subject.keywordPlus | Hardware | - |
dc.subject.keywordPlus | Hash functions | - |
dc.subject.keywordPlus | Table lookup | - |
dc.subject.keywordPlus | Computer hardware description languages | - |
dc.subject.keywordAuthor | ARIRANG | - |
dc.subject.keywordAuthor | Hardware embodiment | - |
dc.subject.keywordAuthor | Hash function | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/5360905 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.