Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

Three-dimensionally stacked poly-Si TFT CMOS inverter with high quality laser crystallized channel on Si substrate

Full metadata record
DC Field Value Language
dc.contributor.authorOh, Soon-Young-
dc.contributor.authorAhn, Chang-Geun-
dc.contributor.authorYang, Jong-Heon-
dc.contributor.authorCho, Won-Ju-
dc.contributor.authorLee, Woo-Hyun-
dc.contributor.authorKoo, Hyun-Mo-
dc.contributor.authorLee, Seong-Jae-
dc.date.accessioned2022-12-21T03:52:57Z-
dc.date.available2022-12-21T03:52:57Z-
dc.date.created2022-08-26-
dc.date.issued2008-03-
dc.identifier.issn0038-1101-
dc.identifier.urihttps://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/178888-
dc.description.abstract3D stacked poly-Si CMOS inverters with a high quality laser crystallized channel were fabricated on bulk Si wafers. In order to fabricate 3D stacked poly-Si CMOS inverters, the PMOS thin-film-transistor (TFT) at tipper poly-Si layer were stacked on the NMOS TFT at lower poly-Si layer and interlayer dielectric film. After laser crystallization, grains in poly-Si films were very uniform and the dominant crystalline orientation was (111) direction. The sub-threshold swing of NMOS and PMOS TFTs was very good, showing 78 mV/dec. and 86 mV/dec., respectively. And the maximum/minimum current ratio of both TFTs was larger than 10(7) which is equivalent to those at the bulk or Sol MOSFET. The DC voltage transfer characteristics and transient characteristics of stacked poly-Si CMOS inverter were good enough for the vertical integrated CMOS applications. We verified the feasibility of 3D stacked CMOS inverter circuit by poly-Si TFT technology.-
dc.language영어-
dc.language.isoen-
dc.publisherPERGAMON-ELSEVIER SCIENCE LTD-
dc.titleThree-dimensionally stacked poly-Si TFT CMOS inverter with high quality laser crystallized channel on Si substrate-
dc.typeArticle-
dc.contributor.affiliatedAuthorLee, Seong-Jae-
dc.identifier.doi10.1016/j.sse.2007.10.020-
dc.identifier.scopusid2-s2.0-38949195725-
dc.identifier.wosid000255529100007-
dc.identifier.bibliographicCitationSOLID-STATE ELECTRONICS, v.52, no.3, pp.372 - 376-
dc.relation.isPartOfSOLID-STATE ELECTRONICS-
dc.citation.titleSOLID-STATE ELECTRONICS-
dc.citation.volume52-
dc.citation.number3-
dc.citation.startPage372-
dc.citation.endPage376-
dc.type.rimsART-
dc.type.docTypeArticle; Proceedings Paper-
dc.description.journalClass1-
dc.description.isOpenAccessN-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
dc.relation.journalResearchAreaEngineering-
dc.relation.journalResearchAreaPhysics-
dc.relation.journalWebOfScienceCategoryEngineering, Electrical & Electronic-
dc.relation.journalWebOfScienceCategoryPhysics, Applied-
dc.relation.journalWebOfScienceCategoryPhysics, Condensed Matter-
dc.subject.keywordPlusTECHNOLOGY-
dc.subject.keywordPlusPOLYSILICON-
dc.subject.keywordAuthor3D stacked poly-Si-
dc.subject.keywordAuthorvertical integration-
dc.subject.keywordAuthorlaser crystallized channel-
dc.subject.keywordAuthortwo-layer CMOS inverter-
dc.identifier.urlhttps://www.sciencedirect.com/science/article/pii/S0038110107003620?via%3Dihub-
Files in This Item
Go to Link
Appears in
Collections
서울 자연과학대학 > 서울 물리학과 > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Lee, Seong Jae photo

Lee, Seong Jae
COLLEGE OF NATURAL SCIENCES (DEPARTMENT OF PHYSICS)
Read more

Altmetrics

Total Views & Downloads

BROWSE