Multilevel dual-channel NAND flash memories with high-speed read and verifying program
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, Jae-Ho | - |
dc.contributor.author | Lee, Joung-Woo | - |
dc.contributor.author | Mun, Kyung-Sik | - |
dc.contributor.author | Kim, Tae Whan | - |
dc.date.accessioned | 2022-12-21T10:05:39Z | - |
dc.date.available | 2022-12-21T10:05:39Z | - |
dc.date.created | 2022-09-16 | - |
dc.date.issued | 2006-10 | - |
dc.identifier.issn | 0000-0000 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/180877 | - |
dc.description.abstract | The multilevel dual channel (MLDC) NAND flash memory cell structures with asymmetrically-doped channel regions are proposed. The channel structures with a MLDC flash cell consisted of the two different doping channel regions. The technical computer aided design simulation results showed that the designed MLDC NAND flash cell provided the high-speed multilevel reading and program verifying due to the sensing of the discrete current levels utilizing the unique asymmetric channel structure. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEEE | - |
dc.title | Multilevel dual-channel NAND flash memories with high-speed read and verifying program | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Tae Whan | - |
dc.identifier.doi | 10.1109/NMDC.2006.4388777 | - |
dc.identifier.scopusid | 2-s2.0-50249160545 | - |
dc.identifier.bibliographicCitation | 2006 IEEE Nanotechnology Materials and Devices Conference, NMDC, v.1, pp.382 - 383 | - |
dc.relation.isPartOf | 2006 IEEE Nanotechnology Materials and Devices Conference, NMDC | - |
dc.citation.title | 2006 IEEE Nanotechnology Materials and Devices Conference, NMDC | - |
dc.citation.volume | 1 | - |
dc.citation.startPage | 382 | - |
dc.citation.endPage | 383 | - |
dc.type.rims | ART | - |
dc.type.docType | Conference Paper | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordPlus | Computer aided design | - |
dc.subject.keywordPlus | Data storage equipment | - |
dc.subject.keywordPlus | NAND circuits | - |
dc.subject.keywordPlus | Nanotechnology | - |
dc.subject.keywordPlus | Speed | - |
dc.subject.keywordPlus | Technology | - |
dc.subject.keywordPlus | Asymmetric channels | - |
dc.subject.keywordPlus | Asymmetrically-doped channel | - |
dc.subject.keywordPlus | Channel regions | - |
dc.subject.keywordPlus | Channel structures | - |
dc.subject.keywordPlus | Current levels | - |
dc.subject.keywordPlus | Current sensing | - |
dc.subject.keywordPlus | Doped channels | - |
dc.subject.keywordPlus | Dual channels | - |
dc.subject.keywordPlus | Flash cells | - |
dc.subject.keywordPlus | High speeds | - |
dc.subject.keywordPlus | Multi-level dual-channel | - |
dc.subject.keywordPlus | NAND Flash | - |
dc.subject.keywordPlus | NAND Flash memories | - |
dc.subject.keywordPlus | Reduce reading and program verifying time | - |
dc.subject.keywordPlus | Flash memory | - |
dc.subject.keywordAuthor | Asymmetrically-doped channel | - |
dc.subject.keywordAuthor | Current sensing | - |
dc.subject.keywordAuthor | Multi-level dual-channel | - |
dc.subject.keywordAuthor | Reduce reading and program verifying time | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/4388777 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.