Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

Highly Available Packet Buffer Design With Hybrid Nonvolatile Memory

Full metadata record
DC Field Value Language
dc.contributor.authorSong, Yongwoon-
dc.contributor.authorHwang, Jooyoung-
dc.contributor.authorInsoon, Jo-
dc.contributor.authorLee, Hyukjun-
dc.date.accessioned2023-09-04T07:19:07Z-
dc.date.available2023-09-04T07:19:07Z-
dc.date.created2023-07-21-
dc.date.issued2021-10-
dc.identifier.issn1063-8210-
dc.identifier.urihttps://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/189727-
dc.description.abstractInternet routers/switches are vulnerable to system failures which require a power reset. Tremendous efforts are made to guarantee the high availability of the systems. A recent work shows that a phase change memory (PCM)-based routing lookup table can achieve high availability in the destination lookup of routers/switches. However, a packet buffer in routers/switches cannot benefit from the lookup table approach because it requires a much larger and higher-bandwidth memory system and its memory traffic is equally divided into reads and writes, while routing table accesses are mostly read-dominant. PCM can provide high availability even when the system undergoes a power reset but exhibits unacceptable write bandwidth. In this work, we propose a magnetic RAM (MRAM)/PCM-based hybrid memory packet buffer and a packet mapping method. A small MRAM combined with a large PCM can outperform the dynamic random access memory (DRAM)-based packet buffer by 28.5% or 22.4% on average for internet-mix packet traffic when optimizing only bandwidth or both bandwidth and lifetime. The proposed adaptive packet mapping method maps small packets less than a predetermined packet size threshold to MRAM for maximizing PCM bandwidth as small packets degrade row buffer locality in PCM. In addition, the mapping method dynamically changes the packet size threshold to capture the working set of packet buffering, which significantly improves PCM lifetime.-
dc.language영어-
dc.language.isoen-
dc.publisherIEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC-
dc.titleHighly Available Packet Buffer Design With Hybrid Nonvolatile Memory-
dc.typeArticle-
dc.contributor.affiliatedAuthorInsoon, Jo-
dc.identifier.doi10.1109/TVLSI.2021.3116272-
dc.identifier.scopusid2-s2.0-85117293270-
dc.identifier.wosid000712564000022-
dc.identifier.bibliographicCitationIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.29, no.11, pp.2008 - 2012-
dc.relation.isPartOfIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS-
dc.citation.titleIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS-
dc.citation.volume29-
dc.citation.number11-
dc.citation.startPage2008-
dc.citation.endPage2012-
dc.type.rimsART-
dc.type.docType정기학술지(Article(Perspective Article포함))-
dc.description.journalClass1-
dc.description.isOpenAccessY-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
dc.relation.journalResearchAreaComputer ScienceEngineering-
dc.relation.journalWebOfScienceCategoryComputer Science, Hardware & ArchitectureEngineering, Electrical & Electronic-
dc.subject.keywordAuthorPhase change materials-
dc.subject.keywordAuthorBandwidth-
dc.subject.keywordAuthorRandom access memory-
dc.subject.keywordAuthorRouting-
dc.subject.keywordAuthorBuffer storage-
dc.subject.keywordAuthorPacket loss-
dc.subject.keywordAuthorNonvolatile memory-
dc.subject.keywordAuthorHigh availability-
dc.subject.keywordAuthorhybrid memory-
dc.subject.keywordAuthornonvolatile memory-
dc.subject.keywordAuthorpacket buffer-
dc.identifier.urlhttps://ieeexplore.ieee.org/document/9569954-
Files in This Item
Go to Link
Appears in
Collections
ETC > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Insoon, Jo photo

Insoon, Jo
서울 부총장(서울) (서울 창의융합교육원(소프트웨어교육위원회))
Read more

Altmetrics

Total Views & Downloads

BROWSE