Cited 1 time in
Endurance of magnetic tunnel junctions under dynamic voltage stress
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Choi, Chul-Min | - |
| dc.contributor.author | Sukegawa, Hiroaki | - |
| dc.contributor.author | Mitani, Shota | - |
| dc.contributor.author | Song, Yun-heub | - |
| dc.date.accessioned | 2021-08-02T14:52:33Z | - |
| dc.date.available | 2021-08-02T14:52:33Z | - |
| dc.date.issued | 2017-08 | - |
| dc.identifier.issn | 0013-5194 | - |
| dc.identifier.issn | 1350-911X | - |
| dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/19509 | - |
| dc.description.abstract | MgAl2O4 (MAO)-based magnetic tunnel junctions (MTJs) with an MAO thickness of similar to 1.25 nm are fabricated and their cycling characteristics under dynamic voltage stress are evaluated. The speed of breakdown strongly depended on the pulse polarities used, bipolar, positive (+) unipolar, and negative (-) unipolar. The bipolar condition yielded more rapid breakdown under cycling. Between the two unipolar conditions, positive bias yielded more rapid breakdown than negative bias; the difference between these is understood to arise from the conditions of the interface between the MAO and ferromagnetic layers. Among apparently normal MTJ cells showing little resistance drift, 20% were degraded during a long cycling test in the bipolar stress condition. Thus, the use of bipolar voltage stress is essential to screen for potentially defective MTJs, and the asymmetric condition at the interface is minimised by process control for application of the simple unipolar bias condition. | - |
| dc.format.extent | 2 | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.publisher | Institute of Electrical Engineers | - |
| dc.title | Endurance of magnetic tunnel junctions under dynamic voltage stress | - |
| dc.type | Article | - |
| dc.publisher.location | 영국 | - |
| dc.identifier.doi | 10.1049/el.2017.1579 | - |
| dc.identifier.scopusid | 2-s2.0-85027468958 | - |
| dc.identifier.wosid | 000407761900035 | - |
| dc.identifier.bibliographicCitation | Electronics Letters, v.53, no.16, pp 1146 - 1147 | - |
| dc.citation.title | Electronics Letters | - |
| dc.citation.volume | 53 | - |
| dc.citation.number | 16 | - |
| dc.citation.startPage | 1146 | - |
| dc.citation.endPage | 1147 | - |
| dc.type.docType | Article | - |
| dc.description.isOpenAccess | N | - |
| dc.description.journalRegisteredClass | sci | - |
| dc.description.journalRegisteredClass | scie | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.relation.journalResearchArea | Engineering | - |
| dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
| dc.subject.keywordPlus | RESISTANCE DRIFT | - |
| dc.subject.keywordPlus | MG INSERTION | - |
| dc.subject.keywordPlus | MEMORY | - |
| dc.identifier.url | https://ietresearch.onlinelibrary.wiley.com/doi/10.1049/el.2017.1579 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1366
COPYRIGHT © 2024 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
