Cited 1 time in
Effects of Asymmetric String Structure on Word-Line Interference in the Vertical NAND Flash Memory Devices
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Lee, Jun Gyu | - |
| dc.contributor.author | Yoo, Keon-Ho | - |
| dc.contributor.author | Kim, Tae Whan | - |
| dc.date.accessioned | 2021-08-02T14:54:26Z | - |
| dc.date.available | 2021-08-02T14:54:26Z | - |
| dc.date.issued | 2017-06 | - |
| dc.identifier.issn | 1533-4880 | - |
| dc.identifier.issn | 1533-4899 | - |
| dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/19655 | - |
| dc.description.abstract | The vertical NAND flash memory devices with asymmetric string structure were introduced in order to reduce the word-line interference, and their electric characteristics were investigated as functions of the asymmetric factor (AF) by using technology computer-aided design (TCAD) sentaurus simulation tool. The difference in the threshold voltage (Vth) shift of the target cell was decreased with increasing AF; it was 0.435×10⁻³ V at AF of 0 nm, and 0.009×10⁻³ V at AF of 40 nm. This reduction of the word-line interference for vertical NAND flash memory devices with an increased AF was explained by the increased average distance between the target cell and the three closest cells located at the adjacent string. | - |
| dc.format.extent | 3 | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.publisher | American Scientific Publishers | - |
| dc.title | Effects of Asymmetric String Structure on Word-Line Interference in the Vertical NAND Flash Memory Devices | - |
| dc.type | Article | - |
| dc.publisher.location | 미국 | - |
| dc.identifier.doi | 10.1166/jnn.2017.13425 | - |
| dc.identifier.scopusid | 2-s2.0-85016333826 | - |
| dc.identifier.wosid | 000402483900086 | - |
| dc.identifier.bibliographicCitation | Journal of Nanoscience and Nanotechnology, v.17, no.6, pp 4173 - 4175 | - |
| dc.citation.title | Journal of Nanoscience and Nanotechnology | - |
| dc.citation.volume | 17 | - |
| dc.citation.number | 6 | - |
| dc.citation.startPage | 4173 | - |
| dc.citation.endPage | 4175 | - |
| dc.type.docType | Article | - |
| dc.description.isOpenAccess | N | - |
| dc.description.journalRegisteredClass | scie | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.relation.journalResearchArea | Chemistry | - |
| dc.relation.journalResearchArea | Science & Technology - Other Topics | - |
| dc.relation.journalResearchArea | Materials Science | - |
| dc.relation.journalResearchArea | Physics | - |
| dc.relation.journalWebOfScienceCategory | Chemistry, Multidisciplinary | - |
| dc.relation.journalWebOfScienceCategory | Nanoscience & Nanotechnology | - |
| dc.relation.journalWebOfScienceCategory | Materials Science, Multidisciplinary | - |
| dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
| dc.relation.journalWebOfScienceCategory | Physics, Condensed Matter | - |
| dc.subject.keywordPlus | SILICON PILLAR | - |
| dc.subject.keywordAuthor | Vertical NAND Flash Memory | - |
| dc.subject.keywordAuthor | Word-Line Interference | - |
| dc.subject.keywordAuthor | Poly-Silicon Channel | - |
| dc.subject.keywordAuthor | Charge Trapping Layer | - |
| dc.subject.keywordAuthor | Threshold Voltage Shift | - |
| dc.identifier.url | https://www.ingentaconnect.com/content/asp/jnn/2017/00000017/00000006/art00086 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1366
COPYRIGHT © 2024 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
