Effect of the Nanoscale Bitline String Thickness on the Electric Characteristics of Vertical NAND Flash Memory Devices
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Jung, Hyun Soo | - |
dc.contributor.author | Ahn, Joonsung | - |
dc.contributor.author | Kim, Tae Whan | - |
dc.date.accessioned | 2021-08-02T14:54:26Z | - |
dc.date.available | 2021-08-02T14:54:26Z | - |
dc.date.created | 2021-05-12 | - |
dc.date.issued | 2017-06 | - |
dc.identifier.issn | 1533-4880 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/19656 | - |
dc.description.abstract | The effect of the nanoscale bitline string thickness on the electrical characteristics of vertical NAND flash memory devices was investigated. The trapped charge magnitude in the nitride layer increased with increasing a string thickness up to 20 nm. The program characteristics of vertical NAND flash memory devices with various thicknesses of bitline strings were attributed to the distribution of the trap charges in the nitride trap layers. The cell-to-cell interference in vertical NAND flash memory devices with a cell-to-cell distance of 40 nm was not significantly affected by variation in the string thickness. The threshold voltage shift of an optimal memory device with a string thickness of 20 nm was 0.69 V, which was the largest value among the simulated data. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | AMER SCIENTIFIC PUBLISHERS | - |
dc.title | Effect of the Nanoscale Bitline String Thickness on the Electric Characteristics of Vertical NAND Flash Memory Devices | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Tae Whan | - |
dc.identifier.doi | 10.1166/jnn.2017.13411 | - |
dc.identifier.scopusid | 2-s2.0-85016308301 | - |
dc.identifier.wosid | 000402483900080 | - |
dc.identifier.bibliographicCitation | JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, v.17, no.6, pp.4145 - 4148 | - |
dc.relation.isPartOf | JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY | - |
dc.citation.title | JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY | - |
dc.citation.volume | 17 | - |
dc.citation.number | 6 | - |
dc.citation.startPage | 4145 | - |
dc.citation.endPage | 4148 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Chemistry | - |
dc.relation.journalResearchArea | Science & Technology - Other Topics | - |
dc.relation.journalResearchArea | Materials Science | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Chemistry, Multidisciplinary | - |
dc.relation.journalWebOfScienceCategory | Nanoscience & Nanotechnology | - |
dc.relation.journalWebOfScienceCategory | Materials Science, Multidisciplinary | - |
dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
dc.relation.journalWebOfScienceCategory | Physics, Condensed Matter | - |
dc.subject.keywordPlus | GRAIN-BOUNDARY TRAPS | - |
dc.subject.keywordPlus | GATE | - |
dc.subject.keywordAuthor | Vertical NAND Flash Memories | - |
dc.subject.keywordAuthor | Trap Charge Layer | - |
dc.subject.keywordAuthor | String Thickness | - |
dc.subject.keywordAuthor | Threshold Voltage | - |
dc.identifier.url | https://www.ingentaconnect.com/content/asp/jnn/2017/00000017/00000006/art00080 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.