Cited 5 time in
Fast compact true random number generator based on multiple sampling
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Choi, Piljoo | - |
| dc.contributor.author | Lee, Mun-kyu | - |
| dc.contributor.author | Kim, Dongkyue | - |
| dc.date.accessioned | 2021-08-02T14:55:31Z | - |
| dc.date.available | 2021-08-02T14:55:31Z | - |
| dc.date.issued | 2017-06 | - |
| dc.identifier.issn | 0013-5194 | - |
| dc.identifier.issn | 1350-911X | - |
| dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/19684 | - |
| dc.description.abstract | A new ring-oscillator-based true random number generator (RNG) based on multiple sampling is proposed. The proposed generator uses the outputs of all gates in a ring oscillator, as positive-and negative-edge clock signals. The generator in two field-programmable gate array families is implemented, and it is verified that the generated bit sequences pass the RNG tests of the National Institute of Standards and Technology. The experimental results show that the proposed generator is faster and more compact than the existing ring-oscillator-based true RNGs. | - |
| dc.format.extent | 2 | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.publisher | Institute of Electrical Engineers | - |
| dc.title | Fast compact true random number generator based on multiple sampling | - |
| dc.type | Article | - |
| dc.publisher.location | 영국 | - |
| dc.identifier.doi | 10.1049/el.2017.1202 | - |
| dc.identifier.scopusid | 2-s2.0-85021300703 | - |
| dc.identifier.wosid | 000404115200013 | - |
| dc.identifier.bibliographicCitation | Electronics Letters, v.53, no.13, pp 841 - 842 | - |
| dc.citation.title | Electronics Letters | - |
| dc.citation.volume | 53 | - |
| dc.citation.number | 13 | - |
| dc.citation.startPage | 841 | - |
| dc.citation.endPage | 842 | - |
| dc.type.docType | Article | - |
| dc.description.isOpenAccess | N | - |
| dc.description.journalRegisteredClass | sci | - |
| dc.description.journalRegisteredClass | scie | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.relation.journalResearchArea | Engineering | - |
| dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
| dc.subject.keywordAuthor | content-addressable storage | - |
| dc.subject.keywordAuthor | random-access storage | - |
| dc.subject.keywordAuthor | CMOS digital integrated circuits | - |
| dc.subject.keywordAuthor | 3T-2R nvTCAM | - |
| dc.subject.keywordAuthor | nonvolatile ternary content-addressable-memory | - |
| dc.subject.keywordAuthor | voltage limiter | - |
| dc.subject.keywordAuthor | self-controlled bias circuit | - |
| dc.subject.keywordAuthor | match line development | - |
| dc.subject.keywordAuthor | sensing margin | - |
| dc.subject.keywordAuthor | resistance ratio | - |
| dc.subject.keywordAuthor | sensing delay | - |
| dc.subject.keywordAuthor | CMOS process | - |
| dc.subject.keywordAuthor | size 65 nm | - |
| dc.identifier.url | https://ietresearch.onlinelibrary.wiley.com/doi/10.1049/el.2017.1202 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1366
COPYRIGHT © 2024 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
