Cited 0 time in
Lifetime enhancement of NAND flash memory-based storage system by bad block reuse scheme
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Huh, Taeyeong | - |
| dc.contributor.author | Hussain, Farhan | - |
| dc.contributor.author | Jung, Sanghyuk | - |
| dc.contributor.author | Song, Yong Ho | - |
| dc.date.accessioned | 2024-12-20T06:20:27Z | - |
| dc.date.available | 2024-12-20T06:20:27Z | - |
| dc.date.issued | 2014-01 | - |
| dc.identifier.issn | 0000-0000 | - |
| dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/202597 | - |
| dc.description.abstract | NAND flash memory has cost competitiveness, since the process technology which can store multi-bit in a cell is developed. Because of this technology, NAND flash memory is widely used for storage system of various electronic devices. Even though the capacity per unit area is consistently increased with the development of process technology, the cell-to-cell interference rises accordingly and it makes the possibility of bad block increase rapidly. In this paper, we analyzed the pattern of bad page by using the platform board, and we propose the lifetime enhancement scheme of flash storage system based on the experimental results. ? 2014 IEEE. | - |
| dc.format.extent | 2 | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
| dc.title | Lifetime enhancement of NAND flash memory-based storage system by bad block reuse scheme | - |
| dc.type | Article | - |
| dc.publisher.location | 미국 | - |
| dc.identifier.doi | 10.1109/ELINFOCOM.2014.6914377 | - |
| dc.identifier.scopusid | 2-s2.0-84910047990 | - |
| dc.identifier.bibliographicCitation | 13th International Conference on Electronics, Information, and Communication, ICEIC 2014 - Proceedings, pp 1 - 2 | - |
| dc.citation.title | 13th International Conference on Electronics, Information, and Communication, ICEIC 2014 - Proceedings | - |
| dc.citation.startPage | 1 | - |
| dc.citation.endPage | 2 | - |
| dc.type.docType | Conference Paper | - |
| dc.description.isOpenAccess | N | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.subject.keywordPlus | Monolithic microwave integrated circuits | - |
| dc.subject.keywordPlus | NAND circuits | - |
| dc.subject.keywordPlus | Bad blocks | - |
| dc.subject.keywordPlus | Cell-to-cell interferences | - |
| dc.subject.keywordPlus | Cost competitiveness | - |
| dc.subject.keywordPlus | Electronic device | - |
| dc.subject.keywordPlus | Lifetime | - |
| dc.subject.keywordPlus | Lifetime enhancement | - |
| dc.subject.keywordPlus | NAND flash memory | - |
| dc.subject.keywordPlus | Process Technologies | - |
| dc.subject.keywordPlus | Flash memory | - |
| dc.subject.keywordAuthor | Bad Block | - |
| dc.subject.keywordAuthor | Lifetime | - |
| dc.subject.keywordAuthor | NAND Flash Memory | - |
| dc.identifier.url | https://ieeexplore.ieee.org/document/6914377 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1366
COPYRIGHT © 2024 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
