Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

Scalable approach for flash storage controller design

Full metadata record
DC Field Value Language
dc.contributor.authorHuh, Taeyeong-
dc.contributor.authorLee, Seolhee.-
dc.contributor.authorSong, Yong Ho-
dc.date.accessioned2024-12-20T06:24:11Z-
dc.date.available2024-12-20T06:24:11Z-
dc.date.issued2013-11-
dc.identifier.issn0000-0000-
dc.identifier.urihttps://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/202704-
dc.description.abstractRecently the PCIe interface technology is being widely adopted to bridge a host system and a storage device. The bandwidth scalability provided by this technology allows to satisfy various performance requirements on storage systems. However, a storage system tends to be administrated by a single controller whose technical specification is determined at design time, and therefore we need to design a new controller if the storage system needs to be expanded in performance and capacity. In this paper, we present a scalable channel slice approach for designing a flash storage controller. In this approach, a storage system is composed of channel slice modules each of which has a channel slice controller and flash memory devices. The proposed channel slice controller is designed by using the Verilog hardware description language, and its functionality and performance have been verified using simulation techniques.-
dc.format.extent3-
dc.language영어-
dc.language.isoENG-
dc.publisherIEEE Computer Society-
dc.titleScalable approach for flash storage controller design-
dc.typeArticle-
dc.publisher.location미국-
dc.identifier.doi10.1109/ISOCC.2013.6863981-
dc.identifier.scopusid2-s2.0-84906911137-
dc.identifier.bibliographicCitationISOCC 2013 - 2013 International SoC Design Conference, pp 43 - 45-
dc.citation.titleISOCC 2013 - 2013 International SoC Design Conference-
dc.citation.startPage43-
dc.citation.endPage45-
dc.type.docTypeConference Paper-
dc.description.isOpenAccessN-
dc.description.journalRegisteredClassscopus-
dc.subject.keywordPlusComputer hardware description languages-
dc.subject.keywordPlusFlash memory-
dc.subject.keywordPlusScalability-
dc.subject.keywordPlusVirtual storage-
dc.subject.keywordPlusBandwidth scalability-
dc.subject.keywordPlusInterface technology-
dc.subject.keywordPlusNAND flash memory-
dc.subject.keywordPlusPerformance requirements-
dc.subject.keywordPlusSimulation technique-
dc.subject.keywordPlusStorage systems-
dc.subject.keywordPlusTechnical specifications-
dc.subject.keywordPlusVerilog hardware description languages-
dc.subject.keywordPlusControllers-
dc.subject.keywordAuthorchannel controller-
dc.subject.keywordAuthorNAND flash memory-
dc.subject.keywordAuthorscalability-
dc.subject.keywordAuthorstorage system-
dc.identifier.urlhttps://ieeexplore.ieee.org/document/6863981-
Files in This Item
Go to Link
Appears in
Collections
서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Altmetrics

Total Views & Downloads

BROWSE