Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

IterL2Norm: Fast Iterative L2-Normalization

Full metadata record
DC Field Value Language
dc.contributor.authorYe, ChangMin-
dc.contributor.authorSim, Yonguk-
dc.contributor.authorKim, Youngchae-
dc.contributor.authorJin, SeongMin-
dc.contributor.authorJeong, Doo Seok-
dc.date.accessioned2025-08-27T07:30:21Z-
dc.date.available2025-08-27T07:30:21Z-
dc.date.issued2025-03-
dc.identifier.issn1530-1591-
dc.identifier.issn1558-1101-
dc.identifier.urihttps://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/208602-
dc.description.abstractTransformer-based large language models are a memory-bound model whose operation is based on a large amount of data that are marginally reused. Thus, the data movement between a host and accelerator likely dictates the total wall-clock time. Layer normalization is one of the key workloads in the transformer model, following each of multi-head attention and feed-forward network blocks. To reduce data movement, layer normalization needs to be performed on the same chip as the matrix-matrix multiplication engine. To this end, we introduce an iterative L2-normalization method for 1D input (IterL2Norm), ensuring fast convergence to the steady-state solution within five iteration steps and high precision, outperforming the fast inverse square root algorithm in six out of nine cases for FP32 and five out of nine for BFloat16 across the embedding lengths used in the OPT models. Implemented in 32/28nm CMOS, the IterL2Norm macro normalizes d-dimensional vectors, where 64 <= d <= 1024, with a latency of 116-227 cycles at 100MHz/1.05V.-
dc.format.extent7-
dc.language영어-
dc.language.isoENG-
dc.publisherInstitute of Electrical and Electronics Engineers Inc.-
dc.titleIterL2Norm: Fast Iterative L2-Normalization-
dc.typeArticle-
dc.publisher.location미국-
dc.identifier.doi10.23919/DATE64628.2025.10992867-
dc.identifier.scopusid2-s2.0-105006907396-
dc.identifier.wosid001506972600125-
dc.identifier.bibliographicCitationProceedings -Design, Automation and Test in Europe, DATE, pp 1 - 7-
dc.citation.titleProceedings -Design, Automation and Test in Europe, DATE-
dc.citation.startPage1-
dc.citation.endPage7-
dc.type.docTypeProceedings Paper-
dc.description.isOpenAccessN-
dc.description.journalRegisteredClassscopus-
dc.relation.journalResearchAreaAutomation & Control Systems-
dc.relation.journalResearchAreaComputer Science-
dc.relation.journalResearchAreaEngineering-
dc.relation.journalWebOfScienceCategoryAutomation & Control Systems-
dc.relation.journalWebOfScienceCategoryComputer Science, Artificial Intelligence-
dc.relation.journalWebOfScienceCategoryEngineering, Industrial-
dc.relation.journalWebOfScienceCategoryEngineering, Electrical & Electronic-
dc.subject.keywordPlusDigital arithmetic-
dc.subject.keywordPlusInverse problems-
dc.subject.keywordPlusInverse transforms-
dc.subject.keywordAuthorIterL2Norm-
dc.subject.keywordAuthorlayer normalization-
dc.subject.keywordAuthorfast convergence-
dc.subject.keywordAuthorlarge language models-
dc.identifier.urlhttps://ieeexplore.ieee.org/document/10992867-
Files in This Item
Go to Link
Appears in
Collections
서울 공과대학 > 서울 신소재공학부 > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Jeong, Doo Seok photo

Jeong, Doo Seok
COLLEGE OF ENGINEERING (SCHOOL OF MATERIALS SCIENCE AND ENGINEERING)
Read more

Altmetrics

Total Views & Downloads

BROWSE