Cited 0 time in
An Inductive Loading Simultaneous Noise and Input Matching Technique with Current Reuse for Low-Power LNA
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Huynh, Phuoc B. T. | - |
| dc.contributor.author | Lee, Gyeong-Seok | - |
| dc.contributor.author | Park, Jun-Young | - |
| dc.contributor.author | Yun, Tae-Yeoul | - |
| dc.date.accessioned | 2026-01-23T06:30:37Z | - |
| dc.date.available | 2026-01-23T06:30:37Z | - |
| dc.date.issued | 2025-07 | - |
| dc.identifier.issn | 0018-9200 | - |
| dc.identifier.issn | 1558-173X | - |
| dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/210455 | - |
| dc.description.abstract | This article presents an inductive loading simultaneous noise and input matching (ILSNIM) technique for a low-power low-noise amplifier (LNA). In contrast to conventional simultaneous noise and input matching (SNIM) methods, where lossy resistance associated with an on-chip low-Q gate inductor substantially degrades the total noise figure (NF) performance, the input stage of the proposed LNA exploits the gate-drain capacitance feedback incorporated with inductive loading for the first time to construct the input impedance network. This design approach overcomes the NF limitation in conventional SNIM techniques by eliminating the lossy gate inductor while boosting the transconductance to achieve SNIM under low power consumption. Furthermore, a current-reuse structure with a cascaded stage is applied not only to enhance the overall gain but also to generate a noiseless resistive component that addresses the instability issue without adverse impacts on other performances. Fabricated using a 0.11- μm complementary metal-oxide-semiconductor (CMOS) process, the proposed ILSNIM LNA demonstrates a gain of 13.6 dB, an NF of 2.8 dB, and a third-order input intercept point (IIP3) of - 5.2 dBm at 6.8 GHz under a 1.2-mW power dissipation from a 1-V supply. | - |
| dc.format.extent | 12 | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
| dc.title | An Inductive Loading Simultaneous Noise and Input Matching Technique with Current Reuse for Low-Power LNA | - |
| dc.type | Article | - |
| dc.publisher.location | 미국 | - |
| dc.identifier.doi | 10.1109/JSSC.2024.3511578 | - |
| dc.identifier.scopusid | 2-s2.0-85212279926 | - |
| dc.identifier.wosid | 001377365600001 | - |
| dc.identifier.bibliographicCitation | IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.60, no.7, pp 2461 - 2472 | - |
| dc.citation.title | IEEE JOURNAL OF SOLID-STATE CIRCUITS | - |
| dc.citation.volume | 60 | - |
| dc.citation.number | 7 | - |
| dc.citation.startPage | 2461 | - |
| dc.citation.endPage | 2472 | - |
| dc.type.docType | Article in press | - |
| dc.description.isOpenAccess | N | - |
| dc.description.journalRegisteredClass | scie | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.relation.journalResearchArea | Engineering | - |
| dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
| dc.subject.keywordPlus | CMOS LNA | - |
| dc.subject.keywordPlus | AMPLIFIER | - |
| dc.subject.keywordPlus | OPTIMIZATION | - |
| dc.subject.keywordPlus | SUBSTRATE | - |
| dc.subject.keywordPlus | DESIGN | - |
| dc.subject.keywordPlus | FIGURE | - |
| dc.subject.keywordPlus | DB | - |
| dc.subject.keywordPlus | ESD | - |
| dc.subject.keywordAuthor | Logic gates | - |
| dc.subject.keywordAuthor | Impedance | - |
| dc.subject.keywordAuthor | Noise | - |
| dc.subject.keywordAuthor | Loading | - |
| dc.subject.keywordAuthor | Resistance | - |
| dc.subject.keywordAuthor | Noise measurement | - |
| dc.subject.keywordAuthor | Inductors | - |
| dc.subject.keywordAuthor | Impedance matching | - |
| dc.subject.keywordAuthor | Capacitance | - |
| dc.subject.keywordAuthor | Transconductance | - |
| dc.subject.keywordAuthor | Capacitive loading simultaneous noise and input matching (CLSNIM) | - |
| dc.subject.keywordAuthor | inductive loading SNIM (ILSNIM) | - |
| dc.subject.keywordAuthor | power constrained SNIM (PCSNIM) | - |
| dc.subject.keywordAuthor | simultaneous noise and input matching (SNIM) | - |
| dc.identifier.url | https://ieeexplore.ieee.org/document/10787398 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1366
COPYRIGHT © 2024 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
