Cited 0 time in
Rearchitecting a Neuromorphic Processor for Spike-Driven Brain-Computer Interfacing
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Lee, Hunjun | - |
| dc.contributor.author | Jang, Yeongwoo | - |
| dc.contributor.author | Jung, Daye | - |
| dc.contributor.author | Song, Seunghyun | - |
| dc.contributor.author | Kim, Jangwoo | - |
| dc.date.accessioned | 2026-05-09T05:03:21Z | - |
| dc.date.available | 2026-05-09T05:03:21Z | - |
| dc.date.issued | 2024-12 | - |
| dc.identifier.issn | 1072-4451 | - |
| dc.identifier.issn | 2379-3155 | - |
| dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/212579 | - |
| dc.description.abstract | Brain-computer interfaces (BCIs) are electrophysiological devices (e.g., electrode arrays) that connect the brain to a computer. They offer neuroscientific and neurological innovations by utilizing a dedicated processor for continuous BCI signal processing. Recent studies propose a scaled-up BCI that adopts an order of magnitude larger number of electrodes to more precisely interface with the brain. As the BCI scales, utilizing a spike-driven processor emerges as an alternative processing method, where the BCI offloads computations to the processor upon detecting spikes. However, the processor design for spike-driven processing has been relatively unexplored compared to that of the continuous processor. In this work, we propose NeuroLobe, a flexible and efficient processor design for spike-driven processing. The key idea is to utilize a neuromorphic processor to take advantage of its event-driven computing nature. We carefully rearchitect the existing neuromorphic system for the purpose of flexibly and efficiently deploying the BCI algorithms. First, we extend the instruction set architecture of the existing neuromorphic processor to flexibly deploy representative spike-driven BCI algorithms. Second, we redesign the connection controller and execution path to improve the performance. Third, we design a custom synchronization unit for scalable processing. Fourth, we implement a custom software stack to minimize load imbalance among the cores. Lastly, we design a multitask controller to simultaneously process multiple algorithms. We evaluate NeuroLobe on four representative BCI algorithms with 11 configurations. Evaluation results show that NeuroLobe surpasses CPU and GPU in terms of speed and energy efficiency. | - |
| dc.format.extent | 17 | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.publisher | IEEE Computer Society | - |
| dc.title | Rearchitecting a Neuromorphic Processor for Spike-Driven Brain-Computer Interfacing | - |
| dc.type | Article | - |
| dc.publisher.location | 미국 | - |
| dc.identifier.doi | 10.1109/MICRO61859.2024.00082 | - |
| dc.identifier.scopusid | 2-s2.0-85213303624 | - |
| dc.identifier.wosid | 001447796700072 | - |
| dc.identifier.bibliographicCitation | IEEE/ACM International Symposium on Microarchitecture (MICRO), pp 1073 - 1089 | - |
| dc.citation.title | IEEE/ACM International Symposium on Microarchitecture (MICRO) | - |
| dc.citation.startPage | 1073 | - |
| dc.citation.endPage | 1089 | - |
| dc.type.docType | Proceedings Paper | - |
| dc.description.isOpenAccess | N | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.relation.journalResearchArea | Computer Science | - |
| dc.relation.journalResearchArea | Engineering | - |
| dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
| dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
| dc.subject.keywordPlus | Computer architecture | - |
| dc.subject.keywordPlus | Graphics processing unit | - |
| dc.subject.keywordPlus | Image analysis | - |
| dc.subject.keywordPlus | Image coding | - |
| dc.subject.keywordPlus | Image thinning | - |
| dc.subject.keywordPlus | Integrated circuit design | - |
| dc.subject.keywordPlus | Interfaces (computer) | - |
| dc.subject.keywordAuthor | Brain-Computer Interface | - |
| dc.subject.keywordAuthor | Flexibility | - |
| dc.subject.keywordAuthor | Neuromorphic Processor | - |
| dc.subject.keywordAuthor | Spike | - |
| dc.identifier.url | https://ieeexplore.ieee.org/document/10764483 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1366
COPYRIGHT © 2024 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
