Design of pre-processor for effective analysis of eMMC protocol
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Bae, Munsik | - |
dc.contributor.author | Du, Jigang | - |
dc.contributor.author | Kim, Hyunwoo | - |
dc.contributor.author | Song, Yong Ho | - |
dc.date.accessioned | 2021-08-02T16:27:57Z | - |
dc.date.available | 2021-08-02T16:27:57Z | - |
dc.date.created | 2021-05-13 | - |
dc.date.issued | 2016-09 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/22205 | - |
dc.description.abstract | As mobile devices such as smartphones, tablets, etc. employ large NAND storage with high performance interface, the data traffic from/to the storage increases significantly and interface protocol becomes complicated as well. The increase in data traffic and protocol complexity makes it difficult the complete analysis of device accesses and responses. In this paper, we present a pre-processor that could be used to identity the eMMC operations at the interface level. This processor is able to recognize operation types, interface channel configuration and additionally operation durations for thorough analysis. The processor is implemented on an FPGA platform and its operation is verified using a full-featured mobile device. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
dc.title | Design of pre-processor for effective analysis of eMMC protocol | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Song, Yong Ho | - |
dc.identifier.doi | 10.1109/ELINFOCOM.2016.7563022 | - |
dc.identifier.scopusid | 2-s2.0-84988844649 | - |
dc.identifier.bibliographicCitation | International Conference on Electronics, Information, and Communications, ICEIC 2016, pp.1 - 4 | - |
dc.relation.isPartOf | International Conference on Electronics, Information, and Communications, ICEIC 2016 | - |
dc.citation.title | International Conference on Electronics, Information, and Communications, ICEIC 2016 | - |
dc.citation.startPage | 1 | - |
dc.citation.endPage | 4 | - |
dc.type.rims | ART | - |
dc.type.docType | Conference Paper | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordPlus | Digital storage | - |
dc.subject.keywordPlus | Mobile devices | - |
dc.subject.keywordPlus | Channel configuration | - |
dc.subject.keywordPlus | Effective analysis | - |
dc.subject.keywordPlus | eMMC | - |
dc.subject.keywordPlus | Interface level | - |
dc.subject.keywordPlus | Interface protocol | - |
dc.subject.keywordPlus | Pre-processing | - |
dc.subject.keywordPlus | Protocol analyzers | - |
dc.subject.keywordPlus | Protocol complexity | - |
dc.subject.keywordPlus | Integrated circuit design | - |
dc.subject.keywordAuthor | eMMC | - |
dc.subject.keywordAuthor | Pre-processing | - |
dc.subject.keywordAuthor | Protocol Analyzer | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/7563022 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.