A novel bit flipping decoder for systematic LDPC codes
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lim, Jinsoo | - |
dc.contributor.author | Shin, Dong-Joon | - |
dc.date.accessioned | 2021-07-30T04:58:34Z | - |
dc.date.available | 2021-07-30T04:58:34Z | - |
dc.date.created | 2021-05-12 | - |
dc.date.issued | 2017-06 | - |
dc.identifier.issn | 1349-2543 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/2470 | - |
dc.description.abstract | In this letter, a novel bit flipping decoding of systematic LDPC codes is proposed. Unsuccessfully decoded codeword is efficiently redecoded by the candidate information bit flipping (CIBF) decoder using cyclic redundancy check (CRC) information at the end of each iteration. We adopt the CIBF decoder to the LDPC decoding additionally and that makes it possible to reduce the power consumption up to 12.7% because of the reduced average number of iterations and to improve the frame error rate (FER) performance. Based on the hardware cost analysis in the CMOS cell library, the additional hardware cost of the CIBF decoder is negligible compared with the conventional LDPC decoder. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG | - |
dc.title | A novel bit flipping decoder for systematic LDPC codes | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Shin, Dong-Joon | - |
dc.identifier.doi | 10.1587/elex.13.20161100 | - |
dc.identifier.scopusid | 2-s2.0-85011018222 | - |
dc.identifier.wosid | 000397228400010 | - |
dc.identifier.bibliographicCitation | IEICE ELECTRONICS EXPRESS, v.14, no.2, pp.1 - 8 | - |
dc.relation.isPartOf | IEICE ELECTRONICS EXPRESS | - |
dc.citation.title | IEICE ELECTRONICS EXPRESS | - |
dc.citation.volume | 14 | - |
dc.citation.number | 2 | - |
dc.citation.startPage | 1 | - |
dc.citation.endPage | 8 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | Y | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | PARITY CHECK CODES | - |
dc.subject.keywordPlus | BELIEF PROPAGATION | - |
dc.subject.keywordPlus | ALGORITHM | - |
dc.subject.keywordAuthor | bit flipping | - |
dc.subject.keywordAuthor | CRC | - |
dc.subject.keywordAuthor | low-power LDPC decoder | - |
dc.subject.keywordAuthor | normalized minsum algorithm | - |
dc.identifier.url | https://www.jstage.jst.go.jp/article/elex/14/2/14_13.20161100/_article | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.