False history filtering for reducing hardware overhead of FPGA-based LZ77 compressor
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Choi, Seungdo | - |
dc.contributor.author | Kim, Youngil | - |
dc.contributor.author | Song, Yong Ho | - |
dc.date.accessioned | 2021-07-30T05:01:05Z | - |
dc.date.available | 2021-07-30T05:01:05Z | - |
dc.date.created | 2021-05-12 | - |
dc.date.issued | 2018-08 | - |
dc.identifier.issn | 1383-7621 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/2693 | - |
dc.description.abstract | Compression reduces the size of data by replacing original data with shorter bits of code or eliminating unnecessary data, thereby reducing the cost of storing and transmitting data. To reduce CPU load caused by compression, there are many cases where compression is accelerated through parallelization on additional hardware. The higher degree of parallelism leads to a higher processing bandwidth of hardware. However, it also causes a significant increase in hardware resource cost. In this paper, we propose a false history filtering technique that is used by a parallel hardware accelerator to avoid excessive hardware resource cost. This technique detects unnecessary string comparison operations that generate meaningless or unused results. The parallel hardware accelerator with false history filtering has no performance degradation even if the hardware uses less parallelized modules. Experimental results showed that the hardware LZ77 compressor with false history filtering reduces hardware usage by 5.18-18.35% without performance degradation. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | ELSEVIER | - |
dc.title | False history filtering for reducing hardware overhead of FPGA-based LZ77 compressor | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Song, Yong Ho | - |
dc.identifier.doi | 10.1016/j.sysarc.2018.06.001 | - |
dc.identifier.scopusid | 2-s2.0-85048559067 | - |
dc.identifier.wosid | 000442060200011 | - |
dc.identifier.bibliographicCitation | JOURNAL OF SYSTEMS ARCHITECTURE, v.88, pp.110 - 119 | - |
dc.relation.isPartOf | JOURNAL OF SYSTEMS ARCHITECTURE | - |
dc.citation.title | JOURNAL OF SYSTEMS ARCHITECTURE | - |
dc.citation.volume | 88 | - |
dc.citation.startPage | 110 | - |
dc.citation.endPage | 119 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalWebOfScienceCategory | Computer Science | - |
dc.relation.journalWebOfScienceCategory | Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Computer Science | - |
dc.relation.journalWebOfScienceCategory | Software Engineering | - |
dc.subject.keywordAuthor | Data compression | - |
dc.subject.keywordAuthor | Data preprocessing | - |
dc.subject.keywordAuthor | Programmable logic devices | - |
dc.identifier.url | https://www.sciencedirect.com/science/article/pii/S1383762118300997?via%3Dihub | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.