Cited 0 time in
Future Technology Trend for Tera-bit Level Nonvolatile Memories : 3 Dimensional Nano-floating-gate Memory, Phase Change Memory, Resistive Memory, and Perpendicular STT-MRAM
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | 박재근 | - |
| dc.date.accessioned | 2021-08-03T15:20:38Z | - |
| dc.date.available | 2021-08-03T15:20:38Z | - |
| dc.date.issued | 2012-05-10 | - |
| dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/51994 | - |
| dc.title | Future Technology Trend for Tera-bit Level Nonvolatile Memories : 3 Dimensional Nano-floating-gate Memory, Phase Change Memory, Resistive Memory, and Perpendicular STT-MRAM | - |
| dc.type | Conference | - |
| dc.citation.conferenceName | 2012 SiWEDS Spring Meeting | - |
| dc.citation.conferencePlace | Sheraton Seattle Hotel, Seattle, USA | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1366
COPYRIGHT © 2024 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
