A New COG Technique Using Low Temperature Solder Bumps for LCD Driver IC Packaging Applications
DC Field | Value | Language |
---|---|---|
dc.contributor.author | 김영호 | - |
dc.date.accessioned | 2021-08-04T07:54:14Z | - |
dc.date.available | 2021-08-04T07:54:14Z | - |
dc.date.created | 2021-06-30 | - |
dc.date.issued | 2002-09-12 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/77785 | - |
dc.description.abstract | A new COG technique using flip chip solder joining technology has been developed for excellent resolution and high quality LCD panels. The flip chip solder joining technology has several advantages over the ACF bonding technology: finer pitch capability, better electrical performance, and easier reworkability. Conventional solders such as eutectic Pb-Sn and Pb-5Sn require high temperature processing which can lead to degradation of the liquid crystal or the color filter in LCD modules. Thus it is desirable to develop a low temperature process below 160℃ using solders with low melting temperatures for this application. In our case, we used eutectic 58 wt%Bi - 42 wt%Sn solder for this purpose. Using the eutectic Bi-Sn solder bumps of 50 - 80 ㎛ pitch sizes, a ultrafine interconnection between the IC and glass substrate was successfully made at or below 160℃. The average contact resistance of the Bi-Sn solder joints was 19 mΩ per bump, which is much lower than the contact resistance of conventional ACF bonding technologies. The contact resistance of the underfilled Bi-Sn solder joints did not change during a hot humidity test. We demonstrate that the COG technique using low temperature solder joints can be applied to advanced LCDs that lead to require higher quality, better resolution and lower power consumption. | - |
dc.publisher | KAIST | - |
dc.title | A New COG Technique Using Low Temperature Solder Bumps for LCD Driver IC Packaging Applications | - |
dc.type | Conference | - |
dc.contributor.affiliatedAuthor | 김영호 | - |
dc.identifier.bibliographicCitation | CEPM-IZM Symposium on Electronic Packaging | - |
dc.relation.isPartOf | CEPM-IZM Symposium on Electronic Packaging | - |
dc.citation.title | CEPM-IZM Symposium on Electronic Packaging | - |
dc.citation.conferencePlace | KAIST seoul campus | - |
dc.type.rims | CONF | - |
dc.description.journalClass | 1 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.