ScholarWorks@Hanyang University: Han, Jaeduk

Detailed Information

Han, Jaeduk (한재덕)

COLLEGE OF ENGINEERING (SCHOOL OF ELECTRONIC ENGINEERING)

Research Area

Tel 02-2220-2353
Homepage

ResearcherID ORCiD Scopus Google Scholar ID ResearchGate

Keyword

CMOS:6||Clocks:4||current integration:4||FinFET:4||DRAM:3||Layout:3||memory interface:3||SerDes:3||analogtodigital converter (ADC):2||output resistance:2||current density:2||current source:2||Templates:2||Standard cells:2||decision feedback equalizer (DFE):2||Jitter:2||deepsubmicron CMOS technology:2||Design automation:2||highspeed links:2||design automation:2||serial link:2||PAM4:2||Computer architecture:2||Transmitter:2||Chiptochip communication:2||Berkeley Analog Generator (BAG):2||Delay lines:1||Delays:1||Design methodology:1||Detectors:1||Discharge:1||Discharges (electric):1||Energy efficiency:1||FFE:1||FinFETs:1||Finite impulse response filters:1||Flyingcapacitor:1||Frequency measurement:1||GRObased quantizer:1||Generators:1||Highspeed interface:1||ISI:1||Latches:1||Markov chain:1||Markov processes:1||Microprocessors:1||Optical signal processing:1||PLL:1||PLL generator:1||Phase change materials:1||Phase detection:1||Phase measurement:1||Phase noise:1||Precoding:1||Pulse generation:1||Receivers:1||Resistance:1||Ring oscillators:1||Sensors:1||Signal to noise ratio:1||Singleend signaling:1||Statistical analysis:1||StorngARM latch:1||Subsampling PLL:1||Switched Capacitor:1||Symbols:1||Timedomain:1||Timing:1||Transceivers:1||VCObased integrator:1||Voltage:1||analog receiver:1||analysis:1||asynchronous sampling:1||automatic circuit generation:1||balanced coding:1||calibration:1||capacitive coupling:1||cascode:1||clock and data recovery:1||clock and data recovery (CDR):1||clock distribution:1||clock generation:1||clockToQ delay:1||clocktoQ delay:1||commonmode distortions:1||continuoustime deltasigma modulator (CTDSM):1||current bleeding:1||currentmode driver:1||data~bus inversion (DBI):1||decisionfeedback equalization (DFE):1||delaylocked loops (DLLs):1||design for test:1||direct h1 feedback:1||duty cycle:1||dutycycle error correction:1||electromagnetic interference (EMI):1||equalization:1||equalizer:1||error propagation:1||fast Fourier transform:1||fast Fourier transform (FFT):1||feedforward equalizer (FFE):1||feedforward equalizer (FFE):1||fifthgeneration reduced instruction set computer (RISCV):1||filter:1||fourlevel pulse amplitude modulation (PAM4):1||fourlevel pulseamplitude modulation (PAM4):1||frequency control:1||fullcustom digital circuit:1||generators:1||hardware generators:1||highspeed I/O:1||highswing:1||hybrid:1||impedance matching:1||intersymbol interference (ISI):1||intersymbol interference:1||kickback noise:1||latched comparator:1||layout generation:1||loopunrolled:1||memory controller:1||memory transceiver:1||multidrop DQ bus:1||multiphase clock:1||parallel link:1||phase detector:1||phase noise:1||phasechange memories:1||power consumption:1||pulse generator:1||quadrature error correction:1||quarterrate:1||radar signal processing:1||receiver:1||regulator:1||resonant clocking:1||ring oscillator:1||scalability:1||scanbased testing:1||sensors:1||simultaneous switching noise (SSN):1||singlechannel:1||singleended multilane transceiver:1||singleended signaling:1||slicer:1||snapback currents:1||spatialdelta coding (SDC):1||spectrometer:1||spectrum sensing:1||speculative CDAC switching:1||statistical analysis:1||stubseries terminated logic:1||subsampling:1||successive approximation register (SAR):1||transceiver:1||transition probability:1||transmitter:1||transmitter (TX):1||voltagemode transmitter:1||wireline:1||wireline transceiver:1||wireline transceivers:1||16nm FinFET:1||wireline.:1||28 nm:1||28nm:1||4bit 4wire BASES coding:1||4:1 multiplexer (MUX):1||8b9b:1||Agile hardware design:1||Analogtodigital converter (ADC):1||Analogtodigital converters (ADCs):1||Bandwidth:1||Baudrate CDR:1||Buckboost converter:1||CMOS technology:1||Calibration:1||Clock generation:1||Constructing Hardware in a Scala Embedded Language (Chisel):1||Continuous output delivery current:1||Crosstalk:1||Current mirrors:1||DBI:1||DCR:1||DDR:1||DFE:1||Data encoding:1||Decision feedback equalizer:1||Decision feedback equalizers:1||

STATISTICS: Total View :4,982,155; Today View :3,395

RSS_1.0 RSS_2.0 ATOM_1.0

222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365

Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.

Detailed Information

Keyword

BROWSE