Detailed Information

Cited 0 time in webofscience Cited 7 time in scopus
Metadata Downloads

ELF: Maximizing memory-level parallelism for GPUs with coordinated warp and fetch scheduling

Full metadata record
DC Field Value Language
dc.contributor.authorPark-
dc.contributor.authorJ.J.K.-
dc.contributor.authorPark, Yongjun-
dc.contributor.authorY.-
dc.contributor.authorMahlke-
dc.contributor.authorS.-
dc.date.available2021-03-17T11:41:43Z-
dc.date.created2021-02-26-
dc.date.issued2015-
dc.identifier.urihttps://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/13851-
dc.description.abstractGraphics processing units (GPUs) are increasingly utilized as throughput engines in the modern computer systems. GPUs rely on fast context switching between thousands of threads to hide long latency operations, however, they still stall due to the memory operations. To minimize the stalls, memory operations should be overlapped with other operations as much as possible to maximize memory-level parallelism (MLP). In this paper, we propose Earliest Load First (ELF) warp scheduling, which maximizes the MLP by giving higher priority to the warps that have the fewest instructions to the next memory load. ELF utilizes the same warp priority for the fetch scheduling so that both are coordinated. We also show that ELF reveals its full benefits when there are fewer memory conflicts and fetch stalls. Evaluations show that ELF can improve the performance by 4.1% and achieve total improvement of 11.9% when used with other techniques over commonly-used greedy-then-oldest scheduling.-
dc.publisherASSOC COMPUTING MACHINERY-
dc.titleELF: Maximizing memory-level parallelism for GPUs with coordinated warp and fetch scheduling-
dc.typeArticle-
dc.contributor.affiliatedAuthorPark, Yongjun-
dc.identifier.doi10.1145/2807591.2807598-
dc.identifier.scopusid2-s2.0-84966642540-
dc.identifier.wosid000382162500019-
dc.identifier.bibliographicCitationInternational Conference for High Performance Computing, Networking, Storage and Analysis, SC, v.15-20-November-2015-
dc.relation.isPartOfInternational Conference for High Performance Computing, Networking, Storage and Analysis, SC-
dc.citation.titleInternational Conference for High Performance Computing, Networking, Storage and Analysis, SC-
dc.citation.volume15-20-November-2015-
dc.type.rimsART-
dc.type.docTypeProceedings Paper-
dc.description.journalClass1-
dc.description.journalRegisteredClassscopus-
dc.relation.journalResearchAreaComputer Science-
dc.relation.journalResearchAreaEngineering-
dc.relation.journalWebOfScienceCategoryComputer Science, Theory & Methods-
dc.relation.journalWebOfScienceCategoryEngineering, Electrical & Electronic-
dc.subject.keywordAuthorGraphics Processing Unit-
dc.subject.keywordAuthorCompiler-
dc.subject.keywordAuthorMemory-level Parallelism-
dc.subject.keywordAuthorWarp Scheduling-
Files in This Item
There are no files associated with this item.
Appears in
Collections
College of Engineering > School of Electronic & Electrical Engineering > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Altmetrics

Total Views & Downloads

BROWSE