Characterizing memory write references for efficient management of hybrid PCM and DRAM memory
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, S. | - |
dc.contributor.author | Bahn, H. | - |
dc.contributor.author | Noh, S.H. | - |
dc.date.accessioned | 2021-12-15T04:43:49Z | - |
dc.date.available | 2021-12-15T04:43:49Z | - |
dc.date.created | 2021-12-10 | - |
dc.date.issued | 2011 | - |
dc.identifier.issn | 0000-0000 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/20568 | - |
dc.description.abstract | In order to reduce the energy dissipation in main memory of computer systems, phase change memory (PCM) has emerged as one of the most promising technologies to incorporate into the memory hierarchy. However, PCM has two critical weaknesses to substitute DRAM memory in its entirety. First, the number of write operations allowed to each PCM cell is limited. Second, write access time of PCM is about 6-10 times slower than that of DRAM. To cope with this situation, hybrid memory architectures that use a small amount of DRAM together with PCM memory have been suggested. In this paper, we present a new memory management technique for hybrid PCM and DRAM memory architecture that efficiently hides the slow write performance of PCM. Specifically, we aim to estimate future write references accurately and then absorb most memory writes into DRAM. To do this, we analyze the characteristics of memory write references and find two noticeable phenomena. First, using write history alone performs better than using both read and write history in estimating future write references. Second, the frequency characteristic is a better estimator than temporal locality but combining these two properties appropriately leads to even better results. Based on these two observations, we present a new page replacement algorithm called CLOCK-DWF (CLOCK with Dirty bits and Write Frequency) that significantly reduces the number of write operations that occur on PCM. © 2011 IEEE. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.title | Characterizing memory write references for efficient management of hybrid PCM and DRAM memory | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Noh, S.H. | - |
dc.identifier.doi | 10.1109/MASCOTS.2011.68 | - |
dc.identifier.scopusid | 2-s2.0-80053030487 | - |
dc.identifier.bibliographicCitation | IEEE International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems - Proceedings, pp.168 - 175 | - |
dc.relation.isPartOf | IEEE International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems - Proceedings | - |
dc.citation.title | IEEE International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems - Proceedings | - |
dc.citation.startPage | 168 | - |
dc.citation.endPage | 175 | - |
dc.type.rims | ART | - |
dc.type.docType | Conference Paper | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordAuthor | CLOCK algorithm | - |
dc.subject.keywordAuthor | hybrid memory | - |
dc.subject.keywordAuthor | phase change memory | - |
dc.subject.keywordAuthor | write references | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
94, Wausan-ro, Mapo-gu, Seoul, 04066, Korea02-320-1314
COPYRIGHT 2020 HONGIK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.