Janus-FTL: Finding the optimal point on the spectrum between page and block mapping schemes
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kwon, H. | - |
dc.contributor.author | Kim, E. | - |
dc.contributor.author | Choi, J. | - |
dc.contributor.author | Lee, D. | - |
dc.contributor.author | Noh, S.H. | - |
dc.date.accessioned | 2021-12-17T04:42:06Z | - |
dc.date.available | 2021-12-17T04:42:06Z | - |
dc.date.created | 2021-12-16 | - |
dc.date.issued | 2010 | - |
dc.identifier.issn | 0000-0000 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/21644 | - |
dc.description.abstract | NAND flash memory based storage such as SSDs is gaining popularity in commodity computer systems. Some low-end SSDs use the block mapping FTL (Flash Translation Layer) that is good for sequential write patterns but poor for random ones. On the other hand, high-end SSDs tend to use the page mapping FTL that is effective for random write patterns, but whose performance degrades after successive random writes. Designing an FTL that adapts to various workload patterns and provides long-term stable performance is a challenging issue. To resolve this issue, we propose a new FTL, which we call Janus-FTL, that provides a spectrum between the block and page mapping schemes. By adapting along the spectrum, Janus-FTL can provide long-term superior write performance for various workload patterns. We also present a cost model of Janus-FTL that shows the existence of the optimal point on the spectrum for a given workload. Our experimental results show the superiority of Janus-FTL, which adapts itself along the spectrum for a given workload, over state-of-the-art hybrid mapping FTLs and the pure page mapping FTL. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.title | Janus-FTL: Finding the optimal point on the spectrum between page and block mapping schemes | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, E. | - |
dc.contributor.affiliatedAuthor | Noh, S.H. | - |
dc.identifier.doi | 10.1145/1879021.1879044 | - |
dc.identifier.scopusid | 2-s2.0-78650666483 | - |
dc.identifier.bibliographicCitation | Embedded Systems Week 2010 - Proceedings of the 10th ACM International Conference on Compilers, Architecture and Synthesis for Embedded Systems, EMSOFT'10, pp.169 - 178 | - |
dc.relation.isPartOf | Embedded Systems Week 2010 - Proceedings of the 10th ACM International Conference on Compilers, Architecture and Synthesis for Embedded Systems, EMSOFT'10 | - |
dc.citation.title | Embedded Systems Week 2010 - Proceedings of the 10th ACM International Conference on Compilers, Architecture and Synthesis for Embedded Systems, EMSOFT'10 | - |
dc.citation.startPage | 169 | - |
dc.citation.endPage | 178 | - |
dc.type.rims | ART | - |
dc.type.docType | Conference Paper | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordAuthor | Block mapping | - |
dc.subject.keywordAuthor | Cost model | - |
dc.subject.keywordAuthor | Janus-FTL | - |
dc.subject.keywordAuthor | Page mapping | - |
dc.subject.keywordAuthor | SSD | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
94, Wausan-ro, Mapo-gu, Seoul, 04066, Korea02-320-1314
COPYRIGHT 2020 HONGIK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.