A defect-tolerant molecular-based memory architecture
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Choi, Y.-H. | - |
dc.contributor.author | Lee, M.-H. | - |
dc.date.accessioned | 2022-01-14T09:43:43Z | - |
dc.date.available | 2022-01-14T09:43:43Z | - |
dc.date.created | 2022-01-14 | - |
dc.date.issued | 2007 | - |
dc.identifier.issn | 1550-5774 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/24281 | - |
dc.description.abstract | This paper presents a defect-tolerant architecture for molecular-based memories. A memory is designed from multiple modules that share the same address space, where each of the modules is constructed as a molecular-based crossbar array. Redundant rows and columns of each crossbar array and redundant modules with a proper assignment of control variables are utilized to tolerate defects generated during the fabrication process and faults occurring during normal operation. The crossbar area required for the molecular memory can be made smaller than those of existing schemes, while achieving higher memory configurability. An extensive simulation demonstrates that the proposed memory architecture outperforms existing molecular-based redundant memory architectures for a wide range of defect rates.© 2007 IEEE. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEEE COMPUTER SOC | - |
dc.title | A defect-tolerant molecular-based memory architecture | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Choi, Y.-H. | - |
dc.identifier.doi | 10.1109/DFT.2007.22 | - |
dc.identifier.scopusid | 2-s2.0-67649961236 | - |
dc.identifier.wosid | 000251315800016 | - |
dc.identifier.bibliographicCitation | Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp.143 - 151 | - |
dc.relation.isPartOf | Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems | - |
dc.citation.title | Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems | - |
dc.citation.startPage | 143 | - |
dc.citation.endPage | 151 | - |
dc.type.rims | ART | - |
dc.type.docType | Proceedings Paper | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Automation & Control Systems | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Automation & Control Systems | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Software Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
94, Wausan-ro, Mapo-gu, Seoul, 04066, Korea02-320-1314
COPYRIGHT 2020 HONGIK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.