AC modeling of the ggNMOS ESD protection device
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Choi, JY | - |
dc.date.accessioned | 2022-02-17T03:41:31Z | - |
dc.date.available | 2022-02-17T03:41:31Z | - |
dc.date.created | 2022-02-17 | - |
dc.date.issued | 2005-10 | - |
dc.identifier.issn | 1225-6463 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/25150 | - |
dc.description.abstract | From AC analysis results utilizing a 2-dimensional device simulator, we extracted an AC-equivalent circuit of a grounded-gate NMOS (ggNMOS) electrostatic discharge (ESD) protection device. The extracted equivalent circuit is utilized to analyze the effects of the parasitics in a ggNMOS protection device on the characteristics of a low noise amplifier (LNA). We have shown that the effects of the parasitics can appear exaggerated for an impedance matching aspect and that the noise contribution of the parasitic resistances cannot be counted if the ggNMOS protection device is modeled by a single capacitor, as in prior publications. We have confirmed that the major changes in the characteristics of an LNA when connecting an NMOS protection device at the input are reduction of the power gain and degradation of the noise performance. We have also shown that the performance degradation worsens as the substrate resistance is reduced, which could not be detected if a single capacitor model is used. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | ELECTRONICS TELECOMMUNICATIONS RESEARCH INST | - |
dc.title | AC modeling of the ggNMOS ESD protection device | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Choi, JY | - |
dc.identifier.doi | 10.4218/etrij.05.0104.0196 | - |
dc.identifier.scopusid | 2-s2.0-27344446656 | - |
dc.identifier.wosid | 000232578800021 | - |
dc.identifier.bibliographicCitation | ETRI JOURNAL, v.27, no.5, pp.628 - 634 | - |
dc.relation.isPartOf | ETRI JOURNAL | - |
dc.citation.title | ETRI JOURNAL | - |
dc.citation.volume | 27 | - |
dc.citation.number | 5 | - |
dc.citation.startPage | 628 | - |
dc.citation.endPage | 634 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.identifier.kciid | ART000978933 | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.description.journalRegisteredClass | kci | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Telecommunications | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Telecommunications | - |
dc.subject.keywordAuthor | ESD | - |
dc.subject.keywordAuthor | AC modeling | - |
dc.subject.keywordAuthor | equivalent circuit | - |
dc.subject.keywordAuthor | ggNMOS | - |
dc.subject.keywordAuthor | LNA | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
94, Wausan-ro, Mapo-gu, Seoul, 04066, Korea02-320-1314
COPYRIGHT 2020 HONGIK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.