Thyristor input-protection device suitable for CMOS RF IC's
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Choi, JY | - |
dc.contributor.author | Yang, WS | - |
dc.contributor.author | Kim, D | - |
dc.contributor.author | Kim, Y | - |
dc.date.accessioned | 2022-02-17T03:42:25Z | - |
dc.date.available | 2022-02-17T03:42:25Z | - |
dc.date.created | 2022-02-17 | - |
dc.date.issued | 2005-04 | - |
dc.identifier.issn | 0925-1030 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/25199 | - |
dc.description.abstract | Based on simulation results and accompanying analysis, we suggest a thyristor-type ESD protection device structure suitable for implementation in standard CMOS processes to reduce the parasitic capacitances added to the input nodes, which is very important in CMOS RF IC's. We compare DC breakdown characteristics of the suggested device to those of a conventional NMOS protection device to show the benefits of using the suggested device for ESD protection. The characteristic improvements are demonstrated and the corresponding mechanisms are explained based on simulations. Structure dependencies are also examined to define the optimal structure. AC simulation results are introduced to estimate the magnitude of reduction in the added parasitic capacitance when using the suggested device for ESD protection. The analysis shows a possibility of reducing the added parasitic capacitance down to about 1/45 of that resulting with a conventional NMOS protection transistor, while maintaining robustness against ESD. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | SPRINGER | - |
dc.subject | ESD PROTECTION | - |
dc.title | Thyristor input-protection device suitable for CMOS RF IC's | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Choi, JY | - |
dc.contributor.affiliatedAuthor | Kim, D | - |
dc.contributor.affiliatedAuthor | Kim, Y | - |
dc.identifier.doi | 10.1007/s10470-005-6566-y | - |
dc.identifier.wosid | 000228268800001 | - |
dc.identifier.bibliographicCitation | ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, v.43, no.1, pp.5 - 14 | - |
dc.relation.isPartOf | ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | - |
dc.citation.title | ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | - |
dc.citation.volume | 43 | - |
dc.citation.number | 1 | - |
dc.citation.startPage | 5 | - |
dc.citation.endPage | 14 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | ESD PROTECTION | - |
dc.subject.keywordAuthor | ESD | - |
dc.subject.keywordAuthor | protection | - |
dc.subject.keywordAuthor | thyristor | - |
dc.subject.keywordAuthor | CMOS | - |
dc.subject.keywordAuthor | RF IC | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
94, Wausan-ro, Mapo-gu, Seoul, 04066, Korea02-320-1314
COPYRIGHT 2020 HONGIK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.